74F543

74F543 FAIRCHILD | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 7

Technical content

Features

■ 8-bit octal transceiver ■ Back-to-back registers for storage ■ Separate controls for data flow in each direction ■ A outputs sink 24 mA ■ B outputs sink 64 mA Ordering Code: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Logic Symbols IEEE/IEC Connection Diagram Order Number Package Number Package Description 74F543SC M24B 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 74F543MSA MSA24 24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide 74F543SPC N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide

www.fairchildsemi.com 2 74F543 Unit Loading/Fan Out Functional Description The F543 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (CEAB input must be LOW in order to enter data from A0–A7 or take data from B0–B7, as indicated in the Data I/O Control Table. With CEAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the 3-STATE B output buffers are active and reflect the data present at the output of the A latches. Con- trol of data flow from B to A is similar, but using the CEBA LEBA and OEBA inputs. Data I/O Control Table H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial A-to-B data flow shown; B-to-A flow control is the same, except using CEBA , LEBA and OEBA Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. Pin Names Description U.L. Input I IH/IIL HIGH/LOW Output I OH /IOL OEAB A-to-B Output Enable Input (Active LOW) 1.0/1.0 20 µA/−0.6 mA OEBA B-to-A Output Enable Input (Active LOW) 1.0/1.0 20 µA/−0.6 mA CEAB A-to-B Enable Input (Active LOW) 1.0/2.0 20 µA/−1.2 mA CEBA B-to-A Enable Input (Active LOW) 1.0/2.0 20 µA/−1.2 mA LEAB A-to-B Latch Enable Input (Active LOW) 1.0/1.0 20 µA/−0.6 mA LEBA B-to-A Latch Enable Input (Active LOW) 1.0/1.0 20 µA/−0.6 mA A0–A7 A-to-B Data Inputs or 3.5/1.083 70 µA/−650 µA B-to-A 3-STATE Outputs 150/40 (33.8) −3 mA/24 mA (20 mA) B0–B7 B-to-A Data Inputs or 3.5/1.083 70 µA/−650 µA A-to-B 3-STATE Outputs 600/106.6 (80) −12 mA/64 mA (48 mA) Inputs Latch Status Output BuffersCEAB LEAB OEAB H X X Latched High Z X H X Latched — L L X Transparent — X X H — High Z L X L — Driving

3 www.fairchildsemi.com 74F543 Absolute Maximum Ratings(Note 1) Recommended Operating Conditions Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs. Storage Temperature −65°C to +150°C Ambient Temperature under Bias −55°C to +125°C Junction Temperature under Bias −55°C to +150°C VCC Pin Potential to Ground Pin −0.5V to +7.0V Input Voltage (Note 2) −0.5V to +7.0V Input Current (Note 2) −30 mA to +5.0 mA Voltage Applied to Output in HIGH State (with VCC = 0V) Standard Output −0.5V to VCC 3-STATE Output −0.5V to +5.5V Current Applied to Output in LOW State (Max) twice the rated I OL (mA) Free Air Ambient Temperature 0 °C to +70°C Supply Voltage +4.5V to +5.5V Symbol Parameter Min Typ Max Units VCC Conditions VIH Input HIGH Voltage 2.0 V Recognized as a HIGH Signal VIL Input LOW Voltage 0.8 V Recognized as a LOW Signal VCD Input Clamp Diode Voltage −1.2 V Min I IN = −18 mA VOH Output HIGH Voltage 10% V CC 2.5 I OH = −1 mA (An) 10% V CC 2.4 I OH = −3 mA (An, Bn) 5% V CC 2.7 V Min I OH = −1 mA (An) 5% V CC 2.7 I OH = −3 mA (An, Bn) 10% V CC 2.0 I OH = −15 mA (Bn) VOL Output LOW 10% V CC 0.5 V Min I OL = 24 mA (An) Voltage 10% V CC 0.55 I OL = 64 mA (Bn) IIH Input HIGH Current 5.0 µAM a x V IN = 2.7V IBVI Input HIGH Current 7.0 µAM a x (OEAB , OEBA, LEAB, Breakdown Test LEBA , CEAB, CEBA) IBVIT Input HIGH Current 0.5 mA Max V IN = 5.5V (An, Bn) Breakdown (I/O) ICEX Output HIGH 50 µAM a x V OUT = VCC Leakage Current VID Input Leakage 4.75 V 0.0 I ID = 1.9 µA Test All Other Pins Grounded IOD Output Leakage 3.75 µA0 . 0 V IOD = 150 mV Circuit Current All Other Pins Grounded IIL Input LOW Current −0.6 mA Max VIN = 0.5V (OEAB, OEBA) −1.2 VIN = 0.5V (CEAB, CEBA) IIH + IOZH Output Leakage Current 70 µAM a x V OUT = 2.7V (An, Bn) IIL + IOZL Output Leakage Current −650 µAM a x V OUT = 0.5V (An, Bn) IOS Output Short-Circuit Current −60 −150 mA Max V OUT = 0V (An) −100 −225 V OUT = 0V (Bn) IZZ Bus Drainage Test 500 µA0 . 0 V V OUT = 5.25V (An, Bn) ICCH Power Supply Current 67 100 mA Max V O = HIGH ICCL Power Supply Current 83 125 mA Max V O = LOW ICCZ Power Supply Current 83 125 mA Max V O = HIGH Z

www.fairchildsemi.com 4 74F543 AC Operating Requirements Symbol Parameter TA = +25°C Units VCC = +5.0V T A = 0°C to +70°C C L = 50 pF C L = 50 pF Min Typ Max Min Max A n to Bn or Bn to An tPZH Output Enable Time tPHZ Output Disable Time Symbol Parameter TA = +25°C UnitsVCC = +5.0V T A = 0°C to +70°C Min Max Min Max tS(H) Setup Time, HIGH or LOW 3.0 3.5 tS(L) An or Bn to LEBA or LEAB 3.0 3.5 ns tH (H) Hold Time, HIGH or LOW 3.0 3.5 tH (L) An or Bn to LEBA or LEAB 3.0 3.5 tW (L) Latch Enable, B to A or 8.0 9.0 ns B to A Pulse Width, LOW

5 www.fairchildsemi.com 74F543 Physical Dimensions inches (millimeters) unless otherwise noted 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M24B 24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide

www.fairchildsemi.com 6 74F543 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide Package Number N24A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. 74F543 Octal Registered Transceiver LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- sonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide Package Number N24C