74F240_04 FAIRCHILD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 8

Technical content

Features

I 3-STATE outputs drive bus lines or buffer memory address registers I Outputs sink 64 mA (48 mA mil) I 12 mA source current I Input clamp diodes limit high-speed termination effects Ordering Code: Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagrams 74F240 74F241 74F244 Order Code Package Package Description Number 74F240SC (Note 1) M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74F240SJ (Note 1) M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74F240PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 74F241SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74F241PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 74F244SC (Note 1) M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74F244SJ (Note 1) M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74F244MSA (Note 1) MSA20 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide 74F244PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

www.fairchildsemi.com 2 74F240  74F241  74F244 Logic Symbols IEEE/IEC 74F240 IEEE/IEC 74F241 IEEE/IEC 74F244 Unit Loading/Fan Out Note 2: Worst-case 74F240 enabled; 74F241, 74F244 disabled Truth Tables 74F240 74F241 74F244 H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance Pin Names Description U.L. Input IIH/IIL HIGH/LOW Output IOH /IOL OE 1, OE2 3-STATE Output Enable Input (Active LOW) 1.0/1.667 20 µA/−1 mA OE 2 3-STATE Output Enable Input (Active HIGH) 1.0/1.667 20 µA/−1 mA I0–I7 Inputs (74F240) 1.0/1.667 (Note 2) 20 µA/−1 mA I0–I7 Inputs (74F241, 74F244) 1.0/2.667 (Note 2) 20 µA/−1.6 mA O 0–O 7, O0–O 7 Outputs 600/106.6 (80) −12 mA/64 mA (48 mA) OE 1 D 1n O 1n OE 2 D 2n O 2n HXZHXZ LHLLHL LLHLLH OE 1 D 1n O 1n OE 2 D 2n O 2n HXZLXZ LHHHHH LLLHLL OE 1 D 1n O 1n OE 2 D 2n O 2n HXZHXZ LHHLHH LLLLLL

3 www.fairchildsemi.com 74F240  74F241  74F244 Absolute Maximum Ratings(Note 3) Recommended Operating Conditions Note 3: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 4: Either voltage limit or current limit is sufficient to protect inputs. Storage Temperature −65°C to +150°C Ambient Temperature under Bias −55°C to +125°C Junction Temperature under Bias −55°C to +150°C VCC Pin Potential to Ground Pin −0.5V to +7.0V Input Voltage (Note 4) −0.5V to +7.0V Input Current (Note 4) −30 mA to +5.0 mA Voltage Applied to Output in HIGH State (with VCC = 0V) Standard Output −0.5V to VCC 3-STATE Output −0.5V to +5.5V Current Applied to Output in LOW State (Max) twice the rated I OL (mA) ESD Last Passing Voltage (Min) 4000V Free Air Ambient Temperature 0 °C to +70°C Supply Voltage +4.5V to +5.5V Symbol Parameter Min Typ Max Units VCC Conditions VIH Input HIGH Voltage 2.0 V Recognized as a HIGH Signal VIL Input LOW Voltage 0.8 V Recognized as a LOW Signal VCD Input Clamp Diode Voltage −1.2 V Min I IN = −18 mA VOH Output HIGH 10% V CC 2.4 VM i n IOH = −3 mA Voltage 10% V CC 2.0 I OH = −15 mA 5% VCC 2.7 I OH = −3 mA VOL Output LOW Voltage 10% V CC 0.55 V Min I OL = 64 mA IIH Input HIGH 5.0 µAM a x V IN = 2.7V Current IBVI Input HIGH Current 7.0 µAM a x V IN = 7.0V Breakdown Test ICEX Output HIGH 50 µAM a x V OUT = VCCLeakage Current VID Input Leakage 4.75 V 0.0 IID = 1.9 µA Test All Other Pins Grounded IOD Output Leakage 3.75 µA0 . 0 VIOD = 150 mV Circuit Current All Other Pins Grounded IIL Input LOW Current −1.0 mA Max VIN = 0.5V (OE1, OE2, OE2, Dn 74F240)) −1.6 V IN = 0.5V (Dn (74F241, 74F244)) IOZH Output Leakage Current 50 µAM a x V OUT = 2.7V IOZL Output Leakage Current −50 µAM a x V OUT = 0.5V IOS Output Short-Circuit Current −100 −225 mA Max V OUT = 0V IZZ Bus Drainage Test 500 µA0 . 0 V V OUT = 5.25V ICCH Power Supply Current (74F240) 19 29 mA Max V O = HIGH ICCL Power Supply Current (74F240) 50 75 mA Max V O = LOW ICCZ Power Supply Current (74F240) 42 63 mA Max V O = HIGH Z ICCH Power Supply Current 40 60 mA Max V O = HIGH (74F241, 74F244) ICCL Power Supply Current 60 90 mA Max V O = LOW (74F241, 74F244) ICCZ Power Supply Current 60 90 mA Max V O = HIGH Z (74F241, 74F244)

www.fairchildsemi.com 4 74F240  74F241  74F244 Symbol Parameter TA = +25°CT A = −55°C to +125°CT A = 0°C to +70°C Units VCC = +5.0V V CC = 5.0V V CC = 5.0V C L = 50 pF C L = 50 pF C L = 50 pF Min Typ Max Min Max Min Max ns ns ns ns

5 www.fairchildsemi.com 74F240  74F241  74F244 Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B

www.fairchildsemi.com 6 74F240  74F241  74F244 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

7 www.fairchildsemi.com 74F240  74F241  74F244 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide

www.fairchildsemi.com 8 74F240  74F241  74F244 Octal Buffers/Line Drivers with 3-STATE Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD ’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- sonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com