743

AD743_03 AD | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 12

Technical content

REV. E Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved. AD743 Ultralow Noise BiFET Op Amp

FEATURES

Ultralow Noise Performance 2.9 nV/ √Hz at 10 kHz 0.38 /H9262V p-p, 0.1 Hz to 10 Hz 6.9 fA/ √Hz Current Noise at 1 kHz Excellent DC Performance 0.5 mV Max Offset Voltage 250 pA Max Input Bias Current

1000 V/mV Min Open-Loop Gain

2.8 V/ /H9262s Slew Rate

4.5 MHz Unity-Gain Bandwidth

THD = 0.0003% @ 1 kHz Available in Tape and Reel in Accordance with EIA-481A Standard

APPLICATIONS

High Dynamic Range Filters (>140 dB) Photodiode and IR Detector Amplifiers Accelerometers CONNECTION DIAGRAMS 8-Lead PDIP (N) 16-Lead SOIC (R) AD743 8 TOP VIEW TOP VIEW OUT NULL NC +VS +VS NC = NO CONNECT NC = NO CONNECT AD743 NC NC NC OUTPUT NC NC –VS –IN +IN NC OFFSET NULL OFFSET NULL NC NC NC NULL –IN +IN –VS GENERAL DESCRIPTION The AD743 is an ultralow noise, precision, FET input, monolithic operational amplifier. It offers a combination of the ultralow volt- age noise generally associated with bipolar input op amps and the very low input current of a FET input device. Furthermore, the AD743 does not exhibit an output phase reversal when the negative common-mode voltage limit is exceeded. The AD743’s guaranteed, maximum input voltage noise of 4.0 nV/√Hz at 10 kHz is unsurpassed for a FET input mono- lithic op amp, as is the maximum 1.0 µV p-p, 0.1 Hz to 10 Hz noise. The AD743 also has excellent dc performance with 250 pA maximum input bias current and 0.5 mV maximum offset voltage. The AD743 is specifically designed for use as a preamp in capaci- tive sensors, such as ceramic hydrophones. The AD743J is rated over the commercial temperature range of 0 °C to 70°C. The AD743 is available in a 16-lead SOIC and 8-lead PDIP. PRODUCT HIGHLIGHTS 1. The low offset voltage and low input offset voltage drift of the AD743 coupled with its ultralow noise performance mean that the AD743 can be used for upgrading many applications now using bipolar amplifiers. 2. The combination of low voltage and low current noise make the AD743 ideal for charge sensitive applications such as accelerometers and hydrophones. 3. The low input offset voltage and low noise level of the AD743 provide >140 dB dynamic range. 4. The typical 10 kHz noise level of 2.9 nV/ √Hz permits a three op amp instrumentation amplifier, using three AD743s, to be built which exhibits less than 4.2 nV/ √Hz noise at 10 kHz and which has low input bias currents. 100 1k 10k 100k 100 1000 1M 10M SOURCE RESISTANCE (/H9024) OP27 AND RESISTOR AD743 AND RESISTOR RESISTOR NOISE ONLY AD743 AND RESISTOR OR OP27 AND RESISTOR ( ) (– – –) ( — ) RSOURCE RSOURCE OE IN PUT V OLTA GE N OIS E (nV H Figure 1. Input Voltage Noise vs. Source Resistance

REV. E–2– AD743–SPECIFICATIONS (@ 25/H11543C and /H1155015 V dc, unless otherwise noted.) Parameter Conditions Min Typ Max Unit INPUT OFFSET VOLTAGE 1 Initial Offset 0.25 1.0 mV Initial Offset T MIN to TMAX 1.5 mV vs. Temperature T MIN to TMAX 2 µV/°C vs. Supply (PSRR) 12 V to 18 V 2 90 96 dB vs. Supply (PSRR) T MIN to TMAX 88 dB INPUT BIAS CURRENT 3 Either Input V CM = 0 V 150 400 pA Either Input @ T MAX VCM = 0 V 8.8 nA Either Input V CM = 10 V 250 600 pA Either Input, V S = ± 5 V V CM = 0 V 30 200 pA INPUT OFFSET CURRENT V CM = 0 V 40 150 pA Offset Current @ T MAX VCM = 0 V 2.2 nA FREQUENCY RESPONSE Gain BW, Small Signal G = –1 4.5 MHz Full Power Response V O = 20 V p-p 25 kHz Slew Rate, Unity Gain G = –1 2.8 V/ µs Settling Time to 0.01% 6 µs Total Harmonic Distortion 4 f = 1 kHz (TPC 16) G = –1 0.0003 % INPUT IMPEDANCE Differential 1 /H11003 1010/H2064820 Ω/H20648pF Common Mode 3 /H11003 1011/H2064818 Ω/H20648pF INPUT VOLTAGE RANGE Differential5 ± 20 V Common-Mode Voltage +13.3, –10.7 V Over Maximum Operating Range 6 –10 +12 V Common-Mode Rejection Ratio V CM = ± 10 V 80 95 dB TMIN to TMAX 78 dB INPUT VOLTAGE NOISE 0.1 Hz to 10 Hz 0.38 µV p-p f = 10 Hz 5.5 nV/ √Hz f = 100 Hz 3.6 nV/ √Hz f = 1 kHz 3.2 5.0 nV/ √Hz f = 10 kHz 2.9 4.0 nV/ √Hz INPUT CURRENT NOISE f = 1 kHz 6.9 fA/ √Hz OPEN-LOOP GAIN V O = ± 10 V, RLOAD ≥ 2 kΩ 1000 4000 V/mV TMIN to TMAX 800 V/mV RLOAD = 600 Ω 1200 V/mV OUTPUT CHARACTERISTICS Voltage R LOAD ≥ 600 Ω +13, –12 V RLOAD ≥ 600 Ω +13.6, –12.6 V TMIN to TMAX +12, –10 V RLOAD ≥ 2 kΩ± 12 +13.8, –13.1 V Current Short Circuit 20 40 mA POWER SUPPLY Rated Performance ± 15 V Operating Range ± 4.8 ± 18 V Quiescent Current 8.1 10.0 mA TRANSISTOR COUNT No. of Transistors 50 NOTES 1Input offset voltage specifications are guaranteed after five minutes of operation at T A = 25°C. 2Test conditions: +V S = 15 V, –VS = 12 V to 18 V; and +V S = 12 V to 18 V, –V S = 15 V. 3Bias current specifications are guaranteed maximum at either input after 5 minutes of operation at T A = 25°C. For higher temperature, the current doubles every 10 °C. 4Gain = –1, R L = 2 kΩ, CL = 10 pF. 5Defined as voltage between inputs, such that neither exceeds ±10 V from common. 6The AD743 does not exhibit an output phase reversal when the negative common-mode limit is exceeded. All min and max specifications are guaranteed. Specifications subject to change without notice.

REV. E AD743 –3– CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD743 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. ABSOLUTE MAXIMUM RATINGS 1 Internal Power Dissipation 2 Operating Temperature Range NOTES

1 Stresses above those listed under Absolute Maximum Ratings may cause perma-

nent damage to the device. This is a stress rating only; and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 8-lead PDIP: /H9258JA = 100°C/W, /H9258JC = 30°C/W. 16-lead SOIC: /H9258JA = 100°C/W, /H9258JC = 30°C/W. ESD SUSCEPTIBILITY An ESD classification per method 3015.6 of MIL-STD-883C has been performed on the AD743. The AD743 is a Class 1 device, passing at 1000 V and failing at 1500 V on null Pins 1 and 5, when tested, using an IMCS 5000 automated ESD tester. Pins other than null pins fail at greater than 2500 V. ORDERING GUIDE Temperature Package Model Range Option * AD743JN 0 °C to 70°C N-8 AD743JR-16 0 °C to 70°C R-16 AD743JR-16-REEL 0 °C to 70°CT ape and Reel AD743JR-16-REEL7 0 °C to 70°CT ape and Reel *N = PDIP; R = SOIC.

REV. E–4– AD743–Typical Performance Characteristics 05 1 0 SUPPLY VOLTAGE (/H11550V) INPUT VOLTAGE SWING (V) 15 2 0 RLOAD = 10k/H9024 +VIN –VIN TPC 1. Input Voltage Swing vs. Supply Voltage 05 1 0 SUPPLY VOLTAGE (/H11550V) QUIESCENT CURRENT (mA) 15 20 TPC 4. Quiescent Current vs. Supply Voltage 300 200 –12 –9 3 6 9 12–6 COMMON-MODE VOLTAGE (V) INPUT BIAS CURRENT (pA) –3 0 100 TPC 7. Input Bias Current vs. Common-Mode Voltage (@ 25/H11543C, VS = 15 V) 05 1 0 SUPPLY VOLTAGE (/H11550V) OUTPUT VOLTAGE SWING (V) 15 20 RLOAD = 10k/H9024 NEGATIVE SUPPLY POSITIVE SUPPLY TPC 2. Output Voltage Swing vs. Supply Voltage TEMPERATURE (/H11543C) INPUT BIAS CURRENT (A) –60 –40 –20 0 20 40 60 80 100 120 140 10–12 10–11 10–10 10–9 10–8 10–7 10–6 TPC 5. Input Bias Current vs. Temperature TEMPERATURE (/H11543C) CURRENT LIMIT (mA) –60 –40 –20 0 20 40 60 80 100 120 14 0 – OUTPUT CURRENT + OUTPUT CURRENT TPC 8. Short Circuit Current Limit vs. Temperature 10 100 1k LOAD RESISTANCE (/H9024) OUTPUT VOLTAGE SWING (V p-p) 10k TPC 3. Output Voltage Swing vs. Load Resistance 100 200 0.1 10k 100k 1M FREQUENCY (Hz) OUTPUT IMPEDANCE (/H9024) 10M 100M 0.01 TPC 6. Output Impedance vs. Frequency (Closed-Loop Gain = –1) TEMPERATURE (/H11543C) GAIN BANDWIDTH PRODUCT (MHz) –60 –40 –20 0 20 40 60 80 100 120 14 0 2.0 3.0 4.0 5.0 6.0 7.0 TPC 9. Gain Bandwidth Product vs. Temperature

REV. E AD743 –5– 100 0 0 100 1k 10k 100k FREQUENCY (Hz) OPEN-LOOP GAIN (dB) PHASE MARGIN (Degrees) 1M 10M 100M –20 100 –20 PHASE GAIN TPC 10. Open-Loop Gain and Phase vs. Frequency 100 120 100 1k 10k FREQUENCY (Hz) COMMON-MODE REJECTION (dB) 100k 1M VCM = /H1155010V TPC 13. Common-Mode Rejection vs. Frequency –100 –90 –80 –70 –110 10 100 1k FREQUENCY (Hz) THD (dB) 10k 100 k –140 –130 –120 GAIN = +10 GAIN = –1 TPC 16. Total Harmonic Distortion vs. Frequency TEMPERATURE (/H11543C) SLEW RATE (V//H9262s) –60 –40 –20 0 20 40 60 80 100 120 140 2.0 2.5 3.0 3.5 TPC 11. Slew Rate vs. Temperature (Gain = –1) 100 120 100 1k 10k 100k FREQUENCY (Hz) POWER SUPPLY REJECTION (dB) 1M 10M 100M + SUPPLY – SUPPLY TPC 14. Power Supply Rejection vs. Frequency 100 FREQUENCY (Hz) VOLTAGE NOISE (PREFERRED TO INPUT) (nV/ Hz) 0.1 CLOSED-LOOP GAIN = /H115451 CLOSED-LOOP GAIN = /H1154510 11 0 100 1k 10k 100k 1M 10M TPC 17. Input Voltage Noise Spectral Density 140 150 130 120 05 1 0 SUPPLY VOLTAGE (/H11550V) OPEN-LOOP GAIN (dB) 15 20 100 TPC 12. Open-Loop Gain vs. Supply Voltage, RLOAD = 2 kΩ 10 100 1k FREQUENCY (Hz) OUTPUT VOLTAGE (V p-p) 10k RL = 2k/H9024 TPC 15. Large Signal Frequency Response 100 11 0 100 1k FREQUENCY (Hz) CURRENT NOISE SPECTRAL DENSITY (fA/ Hz) 10k 100 k1 TPC 18. Input Current Noise Spectral Density

REV. E–6– AD743 2.5 NUMBER OF UNITS INPUT VOLTAGE NOISE (nV/ Hz) TPC 19. Typical Noise Distribution @ 10 kHz (602 Units) +VS AD743 ADJUST 0.1/H9262F 0.1/H9262F 2 7 1/H9262F 1M/H9024 2M/H9024 1/H9262F –VS VOS TPC 20. Offset Null Configuration +VS VOUT VIN AD743 *OPTIONAL, NOT REQUIRED SQUARE WAVE INPUT 0.1/H9262F 0.1/H9262F 2 7 1/H9262F CL 10pF RL 2k/H9024 300/H9024 1/H9262F –VS TPC 21. Unity-Gain Follower TPC 22. Unity-Gain Follower Large Signal Pulse Response TPC 23. Unity-Gain Follower Small Signal Pulse Response +VS VOUT VIN AD743 SQUARE WAVE INPUT 0.1/H9262F 0.1/H9262F 2 7 1/H9262F CL 100pF 2k/H9024 2k/H9024 100pF 1/H9262F –VS TPC 24. Unity-Gain Inverter TPC 25. Unity-Gain Inverter Large Signal Pulse Response TPC 26. Unity-Gain Inverter Small Signal Pulse Response

REV. E C00830–0–7/03(E) –12– AD743 OUTLINE DIMENSIONS

Revision History

7/03—Data Sheet changed from REV. D to REV. E. 2/02—Data Sheet changed from REV. C to REV. D. 8-Lead Plastic Dual In-Line Package [PDIP] (N-8) Dimensions shown in inches and (millimeters) SEATING PLANE 0.180 (4.57) MAX 0.150 (3.81) 0.130 (3.30) 0.110 (2.79) 0.060 (1.52) 0.050 (1.27) 0.045 (1.14) 1 4 5 0.295 (7.49) 0.285 (7.24) 0.275 (6.98) 0.100 (2.54) BSC 0.375 (9.53) 0.365 (9.27) 0.355 (9.02) 0.150 (3.81) 0.135 (3.43) 0.120 (3.05) 0.015 (0.38) 0.010 (0.25) 0.008 (0.20) 0.325 (8.26) 0.310 (7.87) 0.300 (7.62) 0.022 (0.56) 0.018 (0.46) 0.014 (0.36) CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN COMPLIANT TO JEDEC STANDARDS MO-095AA 0.015 (0.38) MIN 16-Lead Standard Small Outline Package [SOIC] Wide Body (R-16) Dimensions shown in millimeters and (inches) CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN COMPLIANT TO JEDEC STANDARDS MS-013AA SEATING PLANE 0.30 (0.0118) 0.10 (0.0039) 0.51 (0.0201) 0.33 (0.0130) 2.65 (0.1043) 2.35 (0.0925) 1.27 (0.0500) BSC 16 9 10.65 (0.4193) 10.00 (0.3937) 7.60 (0.2992) 7.40 (0.2913) 10.50 (0.4134) 10.10 (0.3976) 0.32 (0.0126) 0.23 (0.0091) 8/H11543 0/H11543 0.75 (0.0295) 0.25 (0.0098)/H11547 45/H11543 1.27 (0.0500) 0.40 (0.0157)COPLANARITY 0.10