71016S RENESAS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
  • PDF pages: 10

Technical content

Features

◆◆◆◆◆ 64K x 16 advanced high-speed CMOS Static RAM ◆◆◆◆◆ Equal access and cycle times – Commercial : 12/15/20ns – Industrial: 15/20ns ◆◆◆◆◆ One Chip Select plus one Output Enable pin ◆◆◆◆◆ Bidirectional data inputs and outputs directly TTL- compatible ◆◆◆◆◆ Low power consumption via chip deselect ◆◆◆◆◆ Upper and Lower Byte Enable Pins ◆◆◆◆◆ Commercial and industrial product available in 44-pin Plastic SOJ package and 44-pin TSOP package

Description

The IDT71016 is a 1,048,576-bit high-speed Static RAM organized as 64K x 16. It is fabricated using high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs. The IDT71016 has an output enable pin which operates as fast as 7ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71016 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation. The IDT71016 is packaged in a JEDEC standard 44-pin Plastic SOJ and 44-pin TSOP Type II. Functional Block Diagram Output Enable Buffer Address Buffers Chip Enable Buffer Write Enable Buffer Byte Enable Buffers OE A0 - A15 Row / Column Decoders CS WE BHE BLE 64K x 16 Memory Array Sense Amps and Write Drivers Low Byte I/O Buffer I/O 8 I/O 15 I/O 7 I/O 0 3210 drw 01 High Byte I/O Buffer CMOS Static RAM

1 Meg (64K x 16-Bit)

6.422

71016 CMOS Static RAM

1 Meg (64K x 16-bit) Commercial and Industrial Temperature Ranges

Jun.02.20 Pin Configurations(1) SOJ/TSOP Top View Truth Table (1) Pin Descriptions I/O 7 NC A12 A13 A14 A15 WE I/O 6 I/O 5 I/O 4 V SS VCC I/O 3 I/O 2 I/O 1 I/O 0 CS OE BHE BLE I/O 15 I/O 14 I/O 13 I/O 12 V SS VCC I/O 11 I/O 10 I/O 9 I/O 8 A10 A11 NC NC PBG44 PHG44 3210 drw 02 71016 A0 - A 15 Address Inputs Input CS Chip Select Input WE Write Enable Input OE Output Enable Input BHE High Byte Enable Input BLE Low Byte Enable Input I/O0 - I/O15 Data Input/Output I/O VCC 5.0V Power Pwr VSS Ground Gnd 3210 tbl 01 NOTE: 1. H = V IH, L = V IL, X = Don't care. CS OE WE BLE BHE I/O0 - I/O 7 I/O8 - I/O 15 Function H X X X X High-Z High-Z Deselected - Standby L L H L H DATAOUT High-Z Low Byte Read L L H H L High-Z DATAOUT High Byte Read L L H L L DATAOUT DATAOUT\` Word Read L X L L L DAT AIN DAT AIN Word Write L X L L H DAT AIN High-Z Low Byte Write L X L H L High-Z DAT AIN High Byte Write L H H X X High-Z High-Z Outputs Disabled L X X H H High-Z High-Z Outputs Disabled 3210 tbl 02 NOTE: 1. This text does not indicate orientation of actual part-marking.

6.42 Jun.02.20 (VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC–0.2V) Absolute Maximum Ratings(1) Capacitance (TA = +25° C, f = 1.0MHz, SOJ/TSOP Package) Recommended DC Operating Conditions (VCC = 5.0V ± 10%, Commercial and Industrial Temperature Range) NOTE: 1. V IL (min.) = –1.5V for pulse width less than tRC/2, once per cycle. Symbol Parameter Min. Typ. Max. Unit VCC Supply Voltage 4.5 5.0 5.5 V GND Ground 0 0 0 V VIH Input High Voltage 2.2 ____ VDD +0.5 V VIL Input Low Voltage -0.5 (1 ) ____ 0.8 V 3210 tbl 05 NOTE: 1. This parameter is guaranteed by device characterization, but not production tested. Symbol Parameter (1 ) Conditions Max. Unit CIN Input Capacitance V IN = 3dV 6 pF CI/O I/O Capacitance V OUT = 3dV 7 pF 3210 tbl 06 NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. V TERM must not exceed V CC + 0.5V. Symbol Rating Value Unit VTERM(2) T erminal Voltage with Respect to GND -0.5 to +7.0 V TBIAS T emperature Under Bias -55 to +125 oC TSTG Storage T emperature -55 to +125 oC PT Power Dissipation 1.25 W IOUT DC Output Current 50 mA 3210 tbl 03a Symbol Parameter Test Conditions Min. Max. Unit |ILI| Input Leakage Current V CC = Max., V IN = GND to V CC __ _ 5µ A |ILO| Output Leakage Current V CC = Max., CS = V IH, VOUT = GND to V CC __ _ 5µ A VOL Output Low Voltage I OL = 8mA, V CC = Min. __ _ 0.4 V VOH Output High Voltage I OH = -4mA, V CC = Min. 2.4 ___ V 3210 tbl 07 NOTES: 1. All values are maximum guaranteed values. 2. f MAX = 1/t RC (all address inputs are cycling at f MAX); f = 0 means no address input lines are changing . 71016S12 71016S15 71016S20 ICC Dynamic Operating Current CS < VIL, Outputs Open, V CC = Max., f = f MAX(2) 210 180 180 170 170 mA ISB Standby Power Supply Current (TTL Level) CS > VIH, Outputs Open, V CC = Max., F = f MAX(2) 60 50 50 45 45 mA ISB1 Standby Power Supply Current (CMOS Level) CS > VHC, Outputs Open, V CC = Max., f = 0 (2) VIN < VLC or V IN > VHC 10 10 10 10 10 mA 3210 tbl 08 Grade Temperature GND V CC Commercial 0°C to +70°C 0V 5.0V ± 10% Industrial –40°C to +85°C 0V 5.0V ± 10% 3210 tbl 04 Recommended Operating Temperature and Supply Voltage

Figure 1. AC Test Load Figure 2. AC Test Load *Including jig and scope capacitance. Figure 3. Output Capacitive Derating

6.42 Jun.02.20 Timing Waveform of Read Cycle No. 1 (1,2,3) NOTES: 1. WE is HIGH for Read Cycle. 2. Device is continuously selected, CS is LOW. 3. OE, BHE, and BLE are LOW. DATAOUT ADDRESS 3210 drw 06 tRC tAA tOH tOH DATAOUT VALIDPREVIOUS DATAOUT VALID NOTE: 1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested. 2. 12ns commercial only. 71016S12 (2) 71016S15 71016S20 READ CYCLE tCLZ(1) Chip Select Low to Output in Low-Z 4 ____ 5 ____ 5 ____ ns tCHZ(1) Chip Select High to Output in High-Z ____ 6 ____ 6 ____ 8n s tOE Output Enable Low to Output Valid ____ 7 ____ 8 ____ 10 ns tOLZ(1) Output Enable Low to Output in Low-Z 0 ____ 0 ____ 0 ____ ns tOHZ(1) Output Enable High to Output in High-Z ____ 6 ____ 6 ____ 8n s tBE Byte Enable Low to Output Valid ____ 7 ____ 8 ____ 10 ns tBLZ(1) Byte Enable Low to Output in Low-Z 0 ____ 0 ____ 0 ____ ns tBHZ(1) Byte Enable High to Output in High-Z ____ 6 ____ 6 ____ 8n s WRITE CYCLE tCW Chip Select Low to End of Write 9 ____ 10 ____ 12 ____ ns tBW Byte Enable Low to End of Write 9 ____ 10 ____ 12 ____ ns tOW(1) Write Enable High to Output in Low-Z 1 ____ 1 ____ 1 ____ ns tWHZ(1) Write Enable Low to Output in High-Z ____ 6 ____ 6 ____ 8n s 3210 tbl 10

6.426 Jun.02.20 Timing Waveform of Read Cycle No. 2 (1) NOTES: 1. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE. 2. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, t WP must be greater than or equal to t WHZ + tDW to allow the I/O drivers to turn off and data to be placed on the bus for the required t DW. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified t WP. 3. During this period, I/O pins are in the output state, and input signals must not be applied. 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state. 5. Transition is measured ±200mV from steady state. Timing Waveform of Write Cycle No. 1 ( WE Controlled Timing)(1,2,4) NOTES: 1. WE is HIGH for Read Cycle. 2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise t AA is the limiting parameter. 3. Transition is measured ±200mV from steady state. ADDRESS DATAOUT 3210 drw 07 (3) (3) (3) DATA VALID tAA tRC tOE tOLZ tCHZ tOHZ OUT (3) tACS (3) tBLZ tCLZ (2) tBE tOH tBHZ (3)(2) OE CS BHE, BLE ADDRESS CS DATAIN 3210 drw 08 (5) (5) (5) DATAIN VALID tWC tAS tWHZ (2)tCW tCHZ tOW tWR WE tAW DATAOUT tDW tDH PREVIOUS DATA VALID DATA VALID BHE, BLE tBW tWP (5) tBHZ (3)

6.42 Jun.02.20 Timing Waveform of Write Cycle No. 2 ( CS Controlled Timing)(1,4) NOTES: 1. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE. 2. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, t WP must be greater than or equal to t WHZ + tDW to allow the I/O drivers to turn off and data to be placed on the bus for the required t DW. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified t WP. 3. During this period, I/O pins are in the output state, and input signals must not be applied. 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state. 5. Transition is measured ±200mV from steady state. Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)(1,4) ADDRESS CS DATAIN 3210 drw 9 DATAIN VALID tWC tAS (2)tCW tWR WE tAW DATAOUT tDW tDH BHE, BLE tBW tWP ADDRESS CS DATAIN 3210 drw 10 DATAIN VALID tWC tAS (2)tCW tWR WE tAW DATAOUT tDW tDH BHE, BLE tBW tWP

6.428 Jun.02.20

Ordering Information

S Power XX Speed XXX Package X Process/ Temperature Range Blank I(1) Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Y PH 400-mil SOJ (PBG44) 400-mil TSOP Type II (PHG44) 12* 71016 Device Type Speed in nanoseconds 3210 drw 11 X G Green Blank Tube Tape and Reel X *Commercial temperature range only Orderable Part Information Speed (ns) Orderable Part ID Pkg. Code Pkg. Type Temp. Grade 12 71016S12PHG PHG44 TSOP C 71016S12PHG8 PHG44 TSOP C 71016S12YG PBG44 SOJ C 71016S12YG8 PBG44 SOJ C 15 71016S15PHG PHG44 TSOP C 71016S15PHG8 PHG44 TSOP C 71016S15PHGI PHG44 TSOP I 71016S15PHGI8 PHG44 TSOP I 71016S15YG PBG44 SOJ C 71016S15YG8 PBG44 SOJ C 71016S15YGI PBG44 SOJ I 71016S15YGI8 PBG44 SOJ I 20 71016S20PHG PHG44 TSOP C 71016S20PHG8 PHG44 TSOP C 71016S20PHGI PHG44 TSOP I 71016S20PHGI8 PHG44 TSOP I 71016S20YG PBG44 SOJ C 71016S20YG8 PBG44 SOJ C 71016S20YGI PBG44 SOJ I 71016S20YGI8 PBG44 SOJ I NOTE: 1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

6.42 Jun.02.20 Datasheet Document History 07/30/99: Updated to new format 080/5/99: Pg. 3 Expressed commercial and industrial ranges on DC Electrical table Removed Icc, ISB, and ISB1 values for S12 industrial speed Pg. 5 Expressed commercial and industrial ranges on AC Electrical table Changed footnote #2 to commercial temperature only Pg. 6 Revised footnotes on Write Cycle No.1 diagram Pg. 7 Revised footnotes on Write Cycle No.2 and No.3 diagrams Pg. 8 Removed SCD 2752 footnote Added commercial only for 12ns speed 08/13/99: Pg. 9 Added Datasheet Document History 09/30/99: Pg. 3, 5, 8 Added 12ns industrial temperature speed grade offering 08/09/00: Not recommended for new designs 02/01/01: Removed "Not recommended for new designs" 01/30/04: Pg. 8 Added "Restricted hazardous substance device" to order information 01/30/06: Pg. 3 Updated Capacitance table to include TSOP 02/13/07: Pg. 8 Added N generation die step to data sheet ordering information 10/13/08: Pg. 8 Removed "IDT" from orderable part number 09/25/13: Pg. 1 Updated Commercial and Industrial speed grade offerings Removed IDT reference to fabrication Pg. 3 Removed Commercial T A information from the Absolute Maximum Ratings table Removed Ind. temp values for the 12ns speed grade from the DC Elec Chars table Pg. 5 Added the footnote annotation to the AC Elec Chars table and the footnote for 12ns commercial only Pg. 8 Added T & R to, updated Restricted Hazardous Substance Device wording to "Green", added annotation indicating "Commercial temperature range only" and removed Die Stepping indicator from the ordering information 06/02/20: Pg. 1 - 10 Rebranded as Renesas datasheet Pg. 2 & 8 Updated package codes Pg. 8 Added Industrial temp footnote to Ordering Information Pg. 8 Added Orderable Part Information table

© 202 Renesas Electronics Corporation. All rights reserved. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. ('LVFODLPHURev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most Koto-ku, Tokyo 135-0061, Japan up-to-date version of a document, or your nearest sales www.renesas.com office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.