ICS664-05 RENESAS | Alldatasheet

Document overview

  • Manufacturer or author: mamiller
  • PDF pages: 8

Technical content

Features

  • Packaged in 16-pin TSSOP
  • Available in Pb (lead) free package
  • Clock or crystal input provides flexibility
  • Low phase noise supports enhanced SNR
  • Lowest jitter in class at 100 ps typical
  • Exact (0 ppm) multiplication ratios
  • Improved phase noise over ICS660
  • Provides High definition Video clocks for 720p, 1080i and 1080p YUV standards
  • Available in commercial (0 to +70°C) and industrial (-40 to +85°C) temperature ranges Block Diagram PLL Clock Synthesis SELIN Crystal Oscillator X1/REFIN VDD CLK GND S3:0 4 VDDO

DIGITAL VIDEO CLOCK SOURCE CLOCK SYNTHESIZER IDT™ / ICS™ DIGITAL VIDEO CLOCK SOURCE 2 ICS664-05 REV D 100907 Pin Assignment 16-pin TSSOP Output Clock Selection Table Pin Descriptions X1/REFIN X2 VDD VDD N/C VDD GND GND GND SELIN VDDO S3 S1 S2 CLK S3 S2 S1 S0 Input Frequency (MHz) Output Frequency (MHz)

0000 O u t p u t s d i s a b l e d

0010 2 7 7 4 . 2 5 0011 2 7 7 4 . 1 7 5824 0100 2 7 6 7 . 5 0101 6 7 . 5 2 7 0110 2 7 148.5000 0111 2 7 148.351648 1000 7 4 . 2 5 5 4 10017 4 . 1 7 5 8 2 4 1010 7 4 . 2 5 2 7 10117 4 . 1 7 5 8 2 4 27 1100 5 4 7 4 . 2 5 1101 5 4 7 4 . 1 7 5824 1110 5 4 148.5 1111 5 4 148.351648 Pin Number Pin Name Pin Type Pin Description

1 X1/REFIN Input Connect this pin to a crystal or clock input

2 VDD Power Connect to +3.3 V. 3 VDD Power Connect to +3.3 V. 4 S0 Input Output frequency selection. Determines output frequency per table above. Internal pull-up. 5 GND Power Connect to ground. 6 GND Power Connect to ground. 7 S3 Input Output frequency selection. Determines output frequency per table above. Internal pull-up. 8 S2 Input Output frequency selection. Determines output frequency per table above. Internal pull-up. 9 CLK Output Clock output. 10 S1 Input Output frequency selection. Determines output frequency per table above. Internal pull-up. 11 VDDO Power Connect to +2.5 V to +3.3 V. 12 SEL Input Low for clock input, high for crystal. Internal pull-up. 13 GND Power Connect to ground. 14 VDD Power Connect to +3.3 V. 15 NC — No connect. Do not connect to anything. 16 X2 Input Connect this pin to a crystal. Leave open if using a clock input.

DIGITAL VIDEO CLOCK SOURCE CLOCK SYNTHESIZER IDT™ / ICS™ DIGITAL VIDEO CLOCK SOURCE 3 ICS664-05 REV D 100907

Application Information

Series Termination Resistor Clock output traces should use series termination. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω. Decoupling Capacitors As with any high-performance mixed-signal IC, the ICS664-05 must be isolated from system power supply noise to perform optimally. Decoupling capacitors of 0.01µF must be connected between each VDD and the PCB ground plane. To further guard against interfering system supply noise, the ICS664-05 should use one common connection to the PCB power plane as shown in the diagram on the next page. The ferrite bead and bulk capacitor help reduce lower frequency noise in the supply that can lead to output clock phase modulation. Recommended Power Supply Connection for Optimal Device Performance All power supply pins must be connected to the same voltage, except VDDO, which may be connected to a lower voltage in order to change the output level. To achieve the absolute minimum jitter, power the part with a dedicated LDO regulator, which will provide high isolation from power supply noise. Many companies produce very small, inexpensive regulators; an example is the National Semiconductor LP2985. Crystal Load Capacitors If a crystal is used, the device crystal connections should include pads for capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. To reduce possible noise pickup, use very short PCB traces (and no vias) between the crystal and device. The value of the load capacitors can be roughly determined by the formula C = 2(C L - 6) where C is the load capacitor connected to X1 and X2, and CL is the specified value of the load capacitance for the crystal. A typical crystal CL is 18 pF , so C = 2(18 - 6) = 24 pF . Because these capacitors adjust the stray capacitance of the PCB, check the output frequency using your final layout to see if the value of C should be changed. PCB Layout Recommendations For optimum device performance and lowest output phase noise, the following guidelines should be observed. Each 0.01µF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as po ssible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the de vice is less critical. 2) The external crystal should be mounted next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instea d t hey should be separated and away from other traces. 3) T o minimize EMI and obtain the best signal integrity, the 33Ω series termination resistor should be placed close to the clock output. 4) An opt imum layout is one with all components on the same side of the board, minimizing vias through other signal la yers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). Other signal traces should be routed away from the ICS664-05. This includes signal traces just un derneath the device, or on layers adjacent to the ground p lane layer used by the device. Connection to 3.3V Power Plane Ferrite Bead Bulk Decoupling Capacitor (such as 1µ F Tantalum) VDD Pin VDD Pin VDD Pin 0.01µF Decoupling Capacitor Ferrite Bead VDDO PinVDDO (+2.5 - +3.3 V)

DIGITAL VIDEO CLOCK SOURCE CLOCK SYNTHESIZER IDT™ / ICS™ DIGITAL VIDEO CLOCK SOURCE 4 ICS664-05 REV D 100907 Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS664-05. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Recommended Operation Conditions Unless stated otherwise, VDD = 3.3 V ±10%, Ambient Temperature -40 to +85° C Item Rating Supply Voltage, VDD 5.5 V All Inputs and Outputs -0.5 V to VDD+0.5 V Ambient Operating Temperature 0 to +70 ° C Storage Temperature -65 to +150 ° C Junction Temperature 125 ° C Soldering Temperature 260 ° C Parameter Min. Typ. Max. Units Ambient Operating Temperature (commercial) 0 +70 ° C Ambient Operating Temperature (industrial) -40 +85 ° C Power Supply Voltage (measured in respect to GND) +2.5 +3.6 V Parameter Symbol Conditions Min. Typ. Max. Units Operating Voltage VDD 3.0 3.6 V VDDO 2.5 VDD V Supply Current IDD No Load 35 mA Input High Voltage V IH 2V Input Low Voltage V IL 0.8 V Output High Voltage V OH IOH = -4 mA VDD-0.4 V Output High Voltage V OH IOH = -20 mA 2.4 V Output Low Voltage V OL IOL = 20 mA 0.4 V Short Circuit Current I OS Each output ±65 mA Nominal Output Impedance Z OUT 20 Ω Input Capacitance C IN Input pins 7 pF Internal Pull-up Resistor R PU 120 k Ω

DIGITAL VIDEO CLOCK SOURCE CLOCK SYNTHESIZER IDT™ / ICS™ DIGITAL VIDEO CLOCK SOURCE 5 ICS664-05 REV D 100907 Unless stated otherwise, VDD = 3.3 V ±10%, Ambient Temperature -40 to +85° C Thermal Characteristics Parameter Symbol Conditions Min. Typ. Max. Units Crystal Frequency 28 MHz Output Clock Rise Time t OR 20% to 80%, 15 pF load 1.5 ns Output Clock Fall Time t OF 80% to 20%, 15 pF load 1.5 ns Output Duty Cycle t OD at VDD/2, 15 pF load 40 49 to 51 60 % Power-up Time t PU Valid power on to valid output 1m s Jitter, short term 100 ps p-p Jitter, long term 10 µs delay 200 ps p-p Single Sideband Phase Noise 10 kHz offset -120 dBc Actual Mean Frequency Error versus Target 0p p m Parameter Symbol Conditions Min. Typ. Max. Units Thermal Resistance Junction to Ambient θJA Still air 78 ° C/W θJA 1 m/s air flow 70 ° C/W θJA 3 m/s air flow 68 ° C/W Thermal Resistance Junction to Case θJC 37 ° C/W

DIGITAL VIDEO CLOCK SOURCE CLOCK SYNTHESIZER IDT™ / ICS™ DIGITAL VIDEO CLOCK SOURCE 6 ICS664-05 REV D 100907 Package Outline and Package Dimensions (16-pin TSSOP, 4.40 mm Body, 0.65 mm Pitch) Package dimensions are kept current with JEDEC Publication No. 95, MO-153

Ordering Information

Parts that are ordered with a “LF” suffix to the part number are the Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments. Part / Order Number Marking Shipping Packaging Package Temperature 664G-05 664G-05 Tubes 16-pin TSSOP 0 to +70 ° C 664G-05T 664G-05 Tape and Reel 16-pin TSSOP 0 to +70 ° C 664G-05LF 664G05LF Tubes 16-pin TSSOP 0 to +70 ° C 664G-05LFT 664G05LF Tape and Reel 16-pin TSSOP 0 to +70 ° C 664GI-05LF 664GI05L Tubes 16-pin TSSOP -40 to +85 ° C 664GI-05LFT 664GI05L Tape and Reel 16-pin TSSOP -40 to +85 ° C INDEX AREA 1 2 D E1 E SEATING PLANE A AA e - C - b aaa C c L Millimeters Inches Symbol Min Max Min Max A- - 1 . 2 0 - - 0 . 0 4 7 A1 0.05 0.15 0.002 0.006 A2 0.80 1.05 0.032 0.041 b 0.19 0.30 0.007 0.012 C 0.09 0.20 0.0035 0.008 D 4.90 5.1 0.193 0.201 E 6.40 BASIC 0.252 BASIC E1 4.30 4.50 0.169 0.177 e 0.65 Basic 0.0256 Basic L 0.45 0.75 0.018 0.030 α 0° 8° 0° 8°

© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names a nd marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA Corporate Headquarters Integrated Device Technology, Inc. www.idt.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support www.idt.com/go/clockhelp Innovate with IDT and accelerate your future networks. Contact: www.IDT.com ICS664-05 DIGITAL VIDEO CLOCK SOURCE CLOCK SYNTHESIZER

© 202 Renesas Electronics Corporation. All rights reserved. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. ('LVFODLPHURev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most Koto-ku, Tokyo 135-0061, Japan up-to-date version of a document, or your nearest sales www.renesas.com office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.