635 CTS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 4

Technical content

Document No. 008-0284-0 Page 1 - 4 Rev. D ٠ ٠ ٠CTS Electronic Components, Inc. ٠171 Covington Drive ٠Bloomingdale, IL 60108 ٠ ٠ ٠ ٠ ٠ ٠www.ctscorp.com ٠ ٠ ٠ Model 635 LVPECL or LVDS CLOCK OSCILLATOR

FEATURES

  • Standard 7.5x5.0mm Surface Mount Footprint
  • Differential LVPECL or LVDS Output
  • Fundamental or Overtone Crystal
  • Low Phase Jitter
  • Frequency Range 19.44 – 250 MHz
  • Frequency Stability, ±50 ppm Standard (±20 ppm, ±25 ppm and ±100 ppm available)
  • +2.5Vdc or +3.3Vdc Operation
  • Operating Temperature to –40°C to +85°C
  • Output Enable Standard
  • Tape & Reel Packaging
  • RoHS/Green Compliant (6/6)

ORDERING INFORMATION

  • - Not available with 'I' temperature range. Consult factory for availability before ordering. 635 OUTPUT TYPE FREQUENCY IN MHz M - indicates MHz and decimal point. Frequency is recorded with minimum 4 significant digits to the right of the "M". M OPERATING TEMPERATURE RANGE C = -20°C to +70°C (standard) I = -40°C to +85°C P = PECL, Pin 1 Enable Pin 2 N.C. (standard) L = LVDS, Pin 1 Enable Pin 2 N.C. (standard) E = PECL, Pin 2 Enable Pin 1 N.C. V = LVDS, Pin 2 Enable Pin 1 N.C. FREQUENCY STABILITY SUPPLY VOLTAGE 2 = 2.5 Vdc 3 = 3.3 Vdc 6 = ± 20 ppm * 5 = ± 25 ppm 3 = ± 50 ppm (standard) 2 = ± 100 ppm (over -40°C to 85°C only) Example Part Number: 635P3C3155M5200

DESCRIPTION

The Model 635 is a ceramic packaged Clock oscillator offering reduced size and enhanced stability. The small size means it is perfect for any application. The enhanced stability means it is the perfect choice for today’s communications applications that require tight frequency control.

Document No. 008-0284-0 Page 2 - 4 Rev. D ٠ ٠ ٠CTS Electronic Components, Inc. ٠171 Covington Drive ٠Bloomingdale, IL 60108 ٠ ٠ ٠ Model 635 7.5x5.0mm Low Cost LVPECL or LVDS Clock Oscillator

ELECTRICAL CHARACTERISTICS

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNIT Maximum Supply Voltage VCC - -0.5 - 5.0 V Storage Temperature TSTG - -55 - 125 °C Frequency Range (See Note 1) LVPECL and LVDS 19.44 - 250 Frequency Stability (See Note 2 and Ordering Information) ∆f/fO -- - 20, 25, 50 or 100 ± ppm Operating Temperature Commercial -20 70 Industrial -40 85 2.38 2.5 2.63 3.14 3.3 3.47 Su pply Current LVPECL - 50 100 LVDS - 25 60 Start Up Time TS Application of VCC -3 5 m s Phase Jitter t jrms Bandwidth 12 kHz - 20 MHz - - 1 ps RMS Period Jitter pjrms - - - 5 ps RMS Enable Function Standb y Enable Input Voltage VIH Pin 1 or Pin 2 Logic '1', Output Enabled 0.7*VCC -- V Disable Input Voltage VIL Pin 1 or Pin 2 Logic '0', Output Disabled - - 0.3*VCC Disable Current IIL Pin 1 or Pin 2 Logic '1' , Output Disabled - - 20 uA Enable Time TPLZ Pin 1 or Pin 2 Logic '1' -- 5n s LVPECL WAVEFORM Output Load RL -- 5 0 - O h m s Output Duty Cycle SYM @ VCC - 1.3V 45 - 55 % Output Voltage Levels Logic '1' Level VOH PECL Load VCC - 1.025V -- Logic '0' Level VOL PECL Load - - VCC - 1.62V Rise and Fall Time fO < 100 MHz -0 . 8 1 . 0 fO > 100 MHz -0 . 5 0 . 6 LVDS WAVEFORM Output Load RL Between Outputs - 100 - Ohms Output Duty Cycle SYM @ 1.25V 45 - 55 % Differential Output Voltage VOD RL = 100 Ohms 247 350 454 mV Differential Output Error - - - - 50 mV Offset Voltage VOS LVDS Load 1.125 1.25 1.375 V Offset Error - - - - 50 mV Out put Voltage Levels Logic '1' Level VOH LVDS Load - 1.43 1.6 Logic '0' Level VOL LVDS Load 0.9 1.1 - Rise and Fall Time fO < 100 MHz -0 . 8 1 . 0 fO > 100 MHz -0 . 5 0 . 6 Notes: 2. Absolute Maximums fO -M H z TA -° C 25 Electrical and Waveform Parameters @ 20% - 80% Levels mA V V For frequencies above 160 MHz consult factory for availability. TR, TF @ 20% - 80% Levels ns Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 10 year aging. VCC ± 5 % TR, TF Maximum Load ns Supply Voltage ICC V PECL/LVDS OUTPUT WAVEFORM Tr Tf UPTIME (t) PERIOD (T) 80% 50% 20% DUTY CYCLE = t/T x 100 (%) OUT OUT OHV OLV VOS ENABLE TRUTH TABLE PIN 1 or PIN 2 PIN 4 / PIN 5 Logic ‘1’ Output Open Output Logic ‘0’ High Imp.

Document No. 008-0284-0 Page 3 - 4 Rev. D ٠ ٠ ٠CTS Electronic Components, Inc. ٠171 Covington Drive ٠Bloomingdale, IL 60108 ٠ ٠ ٠ Model 635 7.5x5.0mm Low Cost LVPECL or LVDS Clock Oscillator MECHANICAL SPECIFICATIONS PACKAGE DRAWING MARKING INFORMATION

0.303 MAX

(7.7) 0.100 (2.54) (2.0) MAX (5.08) 0.200 0.055 0.079 (5.0 ±0.2) 0.197 ±0.008 (1.4) 0.147 (3.73) Key: (mm) Inch PIN 1 IDENTIFIER 0.050 (1.27) SUGGESTED SOLDER PAD GEOMETRY .165 [4.20] .071 [1.80] Key: [mm] Inch C BYPASS .200 [5.08] .100 [2.54] .079 [2.00] D.U.T. PIN ASSIGNMENTS PIN SYMBOL DESCRIPTION 1 EOH or N.C. Enable (std) or optional No Connect 2 EOH or N.C. No Connect (std) or optional Enable

3 GND Circuit & Package Ground

4 Output RF Output

5 Output Complimentary RF Output

6 V CC Supply Voltage

  1. - Manufacturing Site Code. 2. YYWW – Date code, YY – year, WW – week. 3. Truncated CTS part number. 4. XXXMXXXX - Frequency marked with 4 significant digits after the ‘M’. NOTES 1. Termination pads (e4), barrier-plating is nickel (Ni) with gold (Au) flash plate. 2. Reflow conditions per JEDEC J-STD-020. CTS YYWW 635P3C3
  • XXXMXXXX TEST CIRCUIT, PECL LOAD TEST CIRCUIT, LVDS LOAD Enable Input or N.C. 0.01uF SUPPLY POWER VM mA N.C. or Enable Input (Thevenin Equivalent) (Thevenin Equivalent) D.U.T. Vcc - 2.0V R L R L Vcc - 2.0V CH1 CH2 POWER SUPPLY + - VM mA 0.01uF D.U.T. N.C. or Enable Input CH1 CH2 100 RL Enable Input or N.C.

Document No. 008-0284-0 Page 4 - 4 Rev. D ٠ ٠ ٠CTS Electronic Components, Inc. ٠171 Covington Drive ٠Bloomingdale, IL 60108 ٠ ٠ ٠ Model 635 7.5x5.0mm Low Cost LVPECL or LVDS Clock Oscillator QUALITY AND RELIABILITY Quality systems meet or exceed the requirements of ISO 9000:2000 standards. TAPE AND REEL INFORMATION DIMENSIONS IN MILLIMETERS DIRECTION OF FEED 5.40 7.90 8.40 5.70 16.0 8.04.0 Ø1.50 1.75 2.10 2.40 Ø23 Ø180Ø60 Ø13 120° 17.5 2.0 Device quantity is 1,000 pieces per 180mm reel. ENVIRONMENTAL SPECIFICATIONS Temperature Cycle: 400 cycles from –55°C to + 125°C, 10 minute dwell at each temperature, 1 minute transfer time between temperatures. Mechanical Shock: 1,500g’s, 0.5mS duration, ½ sinewave, 3 shocks each direction along 3 mutually perpendicular planes (18 total shocks). Sinusoidal Vibration: 0.06 inches double amplitud e, 10 to 55 Hz and 20g’s, 55 to 2,000 Hz, 3 cycles each in 3 mutually perpendicular planes (9 times total). Gross Leak: No leak shall appear while imme rsed in an FC40 or equivalent liquid at +125°C for 20 seconds. Fine Leak: Mass spectrometer leak rates less than 2x10 -8 ATM cc/sec air equivalent. Resistance to Solder Heat: Pr oduct must survive 3 reflows of +260°C peak, 10 seconds maximum. High Temperature Operating Bias: 2,000 hours at +125° C, maximum bias, disregarding frequency shift. Frequency Aging: 1,000 hours at +85°C, full bias, less than ±5 ppm shift. Moisture Sensitivity Level: Level 1 per JEDEC J-STD-020.