54AC163

54AC163 NSC | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 12

Technical content

Features

n ICC reduced by 50% n Synchronous counting and loading n High-speed synchronous expansion n Typical count rate of 125 MHz n Outputs source/sink 24 mA n ’ACT163 has TTL-compatible inputs n Standard Microcircuit Drawing (SMD) — ’AC163: 5962-89582 — ’ACT163: 5962-91723 Logic Symbols Pin Names

Description

CEP Count Enable Parallel Input CET Count Enable Trickle Input CP Clock Pulse Input SR Synchronous Reset Input P0–P 3 Parallel Data Inputs PE Parallel Enable Input Q 0–Q 3 Flip-Flop Outputs TC Terminal Count Output FACT ™ is a trademark of Fairchild Semiconductor Corporation. DS100275-1 IEEE/IEC DS100275-2 November 1998 54AC163•54ACT163 Synchronous Presettable Binary Counter © 1998 National Semiconductor Corporation DS100275 www.national.com

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. www.national.com 4

Absolute Maximum Ratings(Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage (V CC ) −0.5V to +7.0V DC Input Diode Current (IIK) VI = −0.5V −20 mA VI = VCC + 0.5V +20 mA DC Input Voltage (VI) −0.5V to V CC + 0.5V DC Output Diode Current (IOK ) VO = −0.5V −20 mA VO = VCC + 0.5V +20 mA DC Output Voltage (VO ) −0.5V to V CC + 0.5V DC Output Source or Sink Current (IO ) ±50 mA DC V CC or Ground Current per Output Pin (ICC or IGND ) ±50 mA Storage Temperature (TSTG ) −65˚C to +150˚C Junction Temperature (TJ) CDIP 175˚C Recommended Operating Conditions Supply Voltage (VCC ) ’AC 2.0V to 6.0V ’ACT 4.5V to 5.5V Input Voltage (V I) 0 Vt oV CC Output Voltage (VO ) 0 Vt oV CC Operating Temperature (TA) 54AC/ACT −55˚C to +125˚C Minimum Input Edge Rate (ΔV/Δt) ’AC Devices V IN from 30% to 70% of VCC VCC @ 3.3V, 4.5V, 5.5V 125 mV/ns Minimum Input Edge Rate (ΔV/Δt) ’ACT Devices V IN from 0.8V to 2.0V VCC @ 4.5V, 5.5V 125 mV/ns Note 1:Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recom- mend operation of FACT ™ circuits outside databook specifications. DC Characteristics for ’AC Family Devices 54AC Symbol Parameter V CC TA = Units Conditions (V) −55˚C to +125˚C Guaranteed Limits VIH Minimum High Level 3.0 2.1 V OUT = 0.1V Input Voltage 4.5 3.15 V or V CC − 0.1V 5.5 3.85 VIL Maximum Low Level 3.0 0.9 V OUT = 0.1V Input Voltage 4.5 1.35 V or V CC − 0.1V 5.5 1.65 VOH Minimum High Level 3.0 2.9 I OUT = −50 µA Output Voltage 4.5 4.4 V 5.5 5.4 (Note 2) VIN = VIL or VIH 3.0 2.4 I OH = −12 mA 4.5 3.7 V I OH = −24 mA 5.5 4.7 I OH = −24 mA VOL Maximum Low Level 3.0 0.1 I OUT = 50 µA Output Voltage 4.5 0.1 V 5.5 0.1 (Note 2) VIN = VIL or VIH 3.0 0.50 I OL =1 2m A 4.5 0.50 V I OL =2 4m A 5.5 0.50 I OL =2 4m A IIN Maximum Input 5.5 ±1.0 µA V I = VCC , GND Leakage Current IOLD Minimum Dynamic Output Current (Note 3) 5.5 50 mA V OLD = 1.65V Max IOHD 5.5 −50 mA V OHD = 3.85V Min www.national.com5

DC Characteristics for ’AC Family Devices(Continued) 54AC Symbol Parameter V CC TA = Units Conditions (V) −55˚C to +125˚C Guaranteed Limits ICC Maximum Quiescent 5.5 160 µA V IN = VCC Supply Current or GND Note 2:All outputs loaded; thresholds on input associated with output under test. Note 3:Maximum test duration 2.0 ms, one output loaded at a time. Note 4:IIN and ICC @ 3.0V are guaranteed to be less than or equal to the respective limit@ 5.5V VCC . ICC for 54AC@ 25˚C is identical to 74AC@ 25˚C. DC Characteristics for ’ACT Family Devices 54ACT Symbol Parameter V CC TA = Units Conditions (V) −55˚C to +125˚C Guaranteed Limits VIH Minimum High Level 4.5 3.0 V V OUT = 0.1V Input Voltage (Note 7) 5.5 3.0 or V CC − 0.1V VIL Maximum Low Level 4.5 0.8 V V OUT = 0.1V Input Voltage 5.5 0.8 or V CC − 0.1V VOH Minimum High Level 4.5 4.4 V I OUT = −50 µA Output Voltage 5.5 5.4 (Note 5) VIN = VIL or 3.0V 4.5 3.70 V I OH = −24 mA 5.5 4.70 I OH = −24 mA VOL Maximum Low Level 4.5 0.1 V I OUT = 50 µA Output Voltage 5.5 0.1 (Note 5) VIN = VIL or VIH 4.5 0.50 V I OL =2 4m A 5.5 0.50 I OL =2 4m A IIN Maximum Input 5.5 ±1.0 µA V I = VCC , GND Leakage Current ICCT Maximum 5.5 1.6 mA V I = VCC − 2.1V ICC /Input IOLD Minimum Dynamic Output Current (Note 6) 5.5 50 mA V OLD = 1.65V Max IOHD 5.5 −50 mA V OHD = 3.85V Min ICC Maximum Quiescent 5.5 80.0 µA V IN = VCC Supply Current or GND Note 5:All outputs loaded; thresholds on input associated with output under test. Note 6:Maximum test duration 2.0 ms, one output loaded at a time. Note 7:For dynamic operation, a VIH level between 2.0 and 3.0V may be recognized by this device as a high logic level input. For static operation, a VIH ≥ 2.0V will be recognized by this device as a high logic level input. Users are cautioned to verify that this will not affect their system. www.national.com 6

VCC TA = −55˚C Symbol Parameter (V) to +125˚C Units (Note 8) C L = 50 pF Min Max fmax Maximum Clock 3.3 55 MHz Frequency 5.0 90 t PLH Propagation Delay, CP to Qn 3.3 1.0 13.5 ns (PE Input HIGH or LOW) 5.0 1.5 9.5 tPHL Propagation Delay, CP to Qn 3.3 1.0 12.5 ns (PE Input HIGH or LOW) 5.0 1.5 9.5 tPLH Propagation Delay 3.3 1.0 16.5 ns CP to TC 5.0 1.5 11.0 t PHL Propagation Delay 3.3 1.0 15.0 ns CP to TC 5.0 1.5 11.0 t PLH Propagation Delay 3.3 1.0 11.0 ns CET to TC 5.0 1.5 7.5 t PHL Propagation Delay 3.3 1.0 12.0 ns CET to TC 5.0 1.5 9.0 Note 8:Voltage Range 3.3 is 3.3V±0.3V Voltage Range 5.0 is 5.0V±0.5V AC Operating Requirements 54AC VCC TA = −55˚C Symbol Parameter (V) to +125˚C Units (Note 9) C L = 50 pF Guaranteed Minimum ts Setup Time, HIGH or LOW 3.3 17.0 ns P n to CP 5.0 11.0 th Hold Time, HIGH or LOW 3.3 −0.5 ns P n to CP 5.0 0 ts Setup Time, HIGH or LOW 3.3 17.0 ns SR to CP 5.0 12.0 th Hold Time, HIGH or LOW 3.3 −0.5 ns SR to CP 5.0 0 ts Setup Time, HIGH or LOW 3.3 16.0 ns PE to CP 5.0 9.5 th Hold Time, HIGH or LOW 3.3 −0.5 ns PE to CP 5.0 0 ts Setup Time, HIGH or LOW 3.3 8.0 ns CEP or CET to CP 5.0 5.5 t h Hold Time, HIGH or LOW 3.3 0 ns CEP or CET to CP 5.0 0.5 t w Clock Pulse Width (Load) 3.3 5.0 ns HIGH or LOW 5.0 5.0 t w Clock Pulse Width (Count) 3.3 5.0 ns HIGH or LOW 5.0 5.0 Note 9:Voltage Range 3.3 is 3.3V±0.3V Voltage Range 5.0 is 5.0V±0.5V www.national.com7

VCC TA = −55˚C Symbol Parameter (V) to +125˚C Units (Note 10) C L = 50 pF Min Max fmax Maximum Clock 5.0 90 MHz Frequency t PLH Propagation Delay, CP to Qn 5.0 1.5 10.5 ns (PE Input HIGH or LOW) tPHL Propagation Delay, CP to Qn 5.0 1.5 10.5 ns (PE Input HIGH or LOW) tPLH Propagation Delay 5.0 1.5 12.5 ns CP to TC t PHL Propagation Delay 5.0 1.5 13.0 ns CP to TC t PLH Propagation Delay 5.0 1.5 9.5 ns CET to TC t PHL Propagation Delay 5.0 1.5 9.5 ns CET to TC Note 10:Voltage Range 5.0 is 5.0V±0.5V AC Operating Requirements 54ACT VCC TA = −55˚C Symbol Parameter (V) to +125˚C Units (Note 11) C L = 50 pF Guaranteed Minimum ts Setup Time, HIGH or LOW 5.0 13.5 ns P n to CP th Hold Time, HIGH or LOW 5.0 0.5 ns P n to CP ts Setup Time, HIGH or LOW 5.0 13.5 ns SR to CP th Hold Time, HIGH or LOW 5.0 0.0 ns SR to CP ts Setup Time, HIGH or LOW 5.0 11.5 ns PE to CP th Hold Time, HIGH or LOW 5.0 0.0 ns PE to CP ts Setup Time, HIGH or LOW 5.0 7.0 ns CEP or CET to CP t h Hold Time, HIGH or LOW 5.0 0.5 ns CEP or CET to CP t w Clock Pulse Width (Load) 5.0 5.0 ns HIGH or LOW t w Clock Pulse Width 5.0 5.0 ns (Count) HIGH or LOW Note 11:Voltage Range 5.0 is 5.0V±0.5V www.national.com 8

Symbol Parameter Typ Units Conditions C IN Input Capacitance 4.5 pF V CC = OPEN C PD Power Dissipation 45.0 pF V CC = 5.0V Capacitance www.national.com9

Physical Dimensionsinches (millimeters) unless otherwise noted

20 Terminal Ceramic Leadless Chip Carrier (L)

16-Lead Ceramic Dual-In-Line Package (D) www.national.com11

Physical Dimensionsinches (millimeters) unless otherwise noted (Continued) LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE- VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI- CONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or sys- tems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose fail- ure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 16-Lead Ceramic Flatpak (F) 54AC163 • 54ACT163 Synchronous Presettable Binary Counter National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.