4532B FAIRCHILD | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 3
Technical content
DESCRIPTION — The 45328 is an 8-Input Priority Encoder with eight active HIGH Priority Inputs (ig-i7), three active HIGH Address Outputs (Ag-A2), an active HIGH Enable Input (Ejq), an active Locic SYMBOL HIGH Enabie Output (Ey! and an active HIGH Group Select Output (GS) Data is accepted on the eight Priority Inputs (Ig-17). The binary code corresponding to the highest Priority Input {lg'7) which is HIGH is generated on the Address Outputs (Ag-Aa) if the Enable Input {€{,) 1 HIGH. Prigrity Input ly is assigned the highest priority. The Group Select output (GS) is HIGH when one or more Priority Inputs Vig-7} and the Enable input (Ejq) are HIGH, The Eneble Output (Eu) is HIGH when all the Priority Inputs (Ig-17) are LOW and the Enable Input (Ejq) is HIGH, The Enable Input (Ejq) when LOW, forces all Outputs (Ag-A2, GS, Equr) LOW. wut 234 5 Toy '2 '3 4's '6 '7 Ein, Four Ao Ar Ag GS @ ACTIVE HIGH PRIORITY INPUTS woa7e + CASCADABLE Vop= Pin 16 veo = Pin 8 PIN NAMES Nort7 Priority Inputs Ein Enable Input out Enable Output _ Gs Group Select Output CONNECTION DIAGRAM Ag-Ag Address Outputs OIP (TOP VIEW) 1's Yoo[} 6 2O's conf TRUTH TABLE TRUTHS oe sje ost INPUTS OUTPUTS q 1 rs _ . _ \\ i” tal] | is[ | is |i] 4] | 6s] Az] Ar Ao | Fou “Q" 3H tox Tx | x? x} x) xt xyPxpeopeje Poy e se, 2p wyefejefelefere fete; ee tela ‘dy spn wlafxixlx| xix) x)xlalafa la] e gs wh wfofalx|xjxixfx)x)a}aladele id. h. wocfelalx|x xixixtwl ale fae ss Ao) Hyefeletalxjyx|xix}atape tele wicfelelelal|xjxixlael ela | aye wfelefeletefafx xfalela fede nore wie t t t c t 4 x 4 t t 4 t The Flatpak version has the some pin- H L L L t L t H H t L L L outs (Connection Diagram) as the X= Don’t Core (Either HIGH oF LOW) Cr Cow Lever HI fron Cove! 74192
oe = > © ° peel el Seo. : Me lll, EB Ten oe. EP Ded @ os
DC CHARACTERISTICS: Vpp as shown, Vgg = 0 V (See Note 1) Limits SYMBOL | PARAMETER Yoo = SV Yop =10V VDD = 15 V UNITS TEMP TEST CONDITIONS [ min [ tye [max | win | tye | max | win | TyP [Max | cone’ Oviescent pe} fe | top ‘Power a a ee | MAX | Alvinputs at ov suey fy | | sto Tf wf Tf 20 | MIN, 25°C | or Vpp, Current es a Co MAX AC CHARACTERISTICS AND SET-UP REQUIREMENTS: Vpp as shown, Vsg = 0 V, Ta = 25°C (See Note 2) uit symsot | PARAMETER Vpp=5V Vpp = 10V Vpp=18V_| unirs| Test conoITions | min [TP [Max] Win | TYP [MAX] MIN | TYP [MAX | | 70 ‘PL propagation Det 8s | 200 90 . eu opagation Delay, Ein to Eut 8 | 200 0 30 s *PLH Propagation Delay, E, to GS PHL CL = 50pF, *PLH Propagation Delay, Ej, t0 A, 70 | 200 35 | 90 70 ns | RL =200k2 {PHL 70 | 200 35 | 90 70 Input Transition LH Propat 70 | 200 35 | 90 70 Times < 20 ns gation Delay, ty t0 A, tp an 70 | 200 35 | 90 70 LH pr 75 | 200 90 70 ‘opagation Delay, ty to GS ‘pHi i Y 70 | 200 90 70 oS % ‘TLH | Output Transition Time tHe 65 78 Notes: 1. Additional OC Characteristics are listed in this section under 40008 Series CMOS Family Characteristics. 2: Propagation Delays and Outout Transition Times are graphically described in this section under 40008 Series CMOS Family Charactersites. 7494