33981B FREESCALE | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 37
Technical content
Features
- Single 4.0 mΩ RDS(ON) Maximum High-Side Switch
- PWM Capability up to 60 kHz with Duty Cycle from 5% to 100%
- Very Low Standby Current
- Slew Rate Control with External Capacitor
- Overcurrent and Overtemperature Protection, Undervoltage Shutdown and Fault Reporting
- Reverse Battery Protection
- Gate Drive Signal for External Low-Side N-Channel MOSFET with Protection Features
- Output Current Monitoring
- Temperature Feedback
- Pb-Free Packaging Designated by Suffix Code PNA
Figure 1. 33981 Simplified Application Diagram
ORDERING INFORMATION
Range (TA) Package MC33981BPNA/R2 - 40°C to 125°C 16 PQFN SCALE 1:1 Bottom View PNA (Pb-Free Suffix) 98ARL10521D 16-PIN PQFN (12 X 12) VDD I/O I/O I/O I/O A/D A/D MCU CONF FS INLS EN INHS TEMP CSNS OCLS SR GND VPWR CBOOT OUT DLS GLS VDD M VPWR 33981
2 Freescale Semiconductor
Figure 2. 33981 Simplified Internal Block Diagram
Figure 3. Pin Connections Table 1. PIN DEFINITIONS Descriptions of the pins listed in the table below can be found in the Functional Description section located on page 12. microcontroller (MCU) to monitor output current. 2 TEMP Reports Temperature Feedback This pin is used by the MCU to monitor board temperature. This pin is used to place the device in a low-current sleep mode. 4 INHS Input Serial Input High Side This input pin is used to control the output of the device. This pin monitors fault conditions and is active LOW. 6 INLS Input Serial Input Low Side This pin is used to control an external low-side N-channel MOSFET. 7 CONF Input Configuration Input This input manages MOSFET N-channel cross-conduction.
8 OCLS Input Low-Side Overload This pin sets the VDS protection level of the external low-side
9 DLS Input Drain Low Side This pin is the drain of the external low-side N-channel MOSFET.
10 GLS Output Low-Side Gate This output pin drives the gate of the external low-side N-channel
11 SR Input Slew Rate Control This pin controls the output slew rate. 12 CBOOT Input Bootstrap Capacitor This pin provides the high-pulse current to drive the device. 13 GND Ground Ground This is the ground pin of the device. 14 VPWR Input Positive Power Supply This pin is the source input of operational power for the device.
Analog Integrated Circuit Device Data
4 Freescale Semiconductor
ELECTRICAL CHARACTERISTICS
Table 2. Maximum Ratings All voltages are with respect to ground unless otherwise noted.
- Exceeding voltage limits on INHS, INLS, CONF, CSNS, FS, TEMP, and EN pins may cause a malfunction or permanent damage to the
- Continuous high-side output rating as long as maximum junction temperature is not exceeded. Calculation of maximum output current
using package thermal resistance is required.
- ESD testing is performed in accordance with the Human Body Model (HBM) (C ZAP = 100 pF, RZAP = 1500 Ω) and the Charge Device
Model (CDM), Robotic (CZAP = 4.0 pF).
- Device mounted on a 2s2p test board per JEDEC JESD51-2.
- pin soldering temperature limit is for 10 seconds maximum durat ion. Not designed for immersion soldering. Exceeding these limits may
cause malfunction or permanent damage to the device.
Analog Integrated Circuit Device Data Freescale Semiconductor 5 33981 STATIC ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS Table 3. Static Electrical Characteristics noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.
9.0 V < VPWR < 16 V
15 A, 20 A and 30 A
- OUT can be commanded fully on, PWM is avai lable at room. Low Side Gate driver is available. Protections and Diagnosis are not
available. Min/max parameters are not guaranteed.
- Source-Drain ON Resistance (Reverse Drain-to -Source ON Resistance) with negative polarity VPWR.
Analog Integrated Circuit Device Data
6 Freescale Semiconductor
STATIC ELECTRICAL CHARACTERISTICS POWER OUTPUT (VPWR) (continued) Overtemperature Shutdown TSD 160 175 190 °C Overtemperature Shutdown Hysteresis (8) TSDHYS 5.0 – 20 °C LOW SIDE GATE DRIVER (VPWR, VGLS, VOCLS) Low-Side Gate Voltage VPWR = 6.0 V VPWR = 9.0 V VPWR = 13 V VPWR = 27 V VGLS 5.0 8.0 12.0 12.0 5.4 8.4 12.4 12.4 6.0 9.0 13.0 13.0 V Low-Side Gate Sinked Current VGLS = 2 V, VPWR = 13 V I GLSNEG – 100 – mA Low-Side Gate Sourced Current VGLS = 2 V, VPWR = 13 V I GLSPOS – 100 – mA Low-Side Overload Detection Level versus Low-Side Drain Voltage VOCLS - VDLS, (VOCLS ≤ 4.0 ς) VDS_LS -50 – +50 mV CONTROL INTERFACE (CONF, INHS, INLS, EN, OCLS) Input Logic High Voltage (CONF, INHS, INLS) VIH 3.3 – – V Input Logic Low Voltage (CONF, INHS, INLS) VIL – – 1.0 V Input Logic Voltage Hysteresis (CONF, INHS, INLS) VINHYS 100 600 1200 mV Input Logic Active Pulldown Current (INHS, INLS) IDWN 5.0 10 20 µA Enable Pull-down Resistor (EN) RDWN 100 200 400 k Ω Enable Voltage Threshold (EN) VEN 2.5 V Input Clamp Voltage (EN) IEN < 2.5 mA VCLEN 7.0 – 14 V Input Forward Voltage (EN) VF(EN) - 2 . 0–- 0 . 3V Input Active Pullup Current (OCLS) IOCLS p 50 100 200 µA Input Active Pullup Current (CONF) I CONF 5.0 10 20 µA FS Tri-State Capacitance (8) CFS – – 20 pF FS Low-State Output Voltage IFS = -1.6 mA VFSL –0 . 2 0 . 4 V Temperature Feedback TA = 25°C for VPWR = 14 V VTFEED 3.35 3.45 3.55 V Temperature Feedback Derating (8) DTFEED -8.5 -8.9 -9.3 mV/°C Notes 8. Parameter is guaranteed by process monitoring but is not production tested. Table 3. Static Electrical Characteristics (continued) noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.
Table 4. Dynamic Electrical Characteristics noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.
- The MC33981 can work down (~100Hz). The fault management re set can not be guaranteed with PWM frequency lower than 5kHz
- Values for CBOOT=100nF. Refer to the paragraph entitled Sleep Mode on page 13. Parameter is guaranteed by design and not
- Turn-ON delay time measured from rising edge of INHS that turns the output ON to V OUT = 0.5 V with RL= 5.0 Ω resistive load.
- Turn-OFF delay time measured from falling edge of INHS that turns the output OFF to V OUT = VPWR -0.5 V with RL= 5.0 Ω resistive load.
- The ratio is measured at V out = 50% VPWR without SR capacitor. The device is capable of 100% duty cycle.
8 Freescale Semiconductor
Figure 4. Time Delays Functional Diagrams Figure 5. Normal Mode, Cross-Conduction Management
Figure 6. Normal Mode, Independent High Side and Low Side
10 Freescale Semiconductor
Figure 7. Typical RDS(ON) vs. Temperature at VPWR = 13 V Figure 8. Typical Sleep State Supply Current vs. VPWR at 150°C Figure 9. VOUT Rise Time vs. SR Capacitor From 10% to 90% of VOUT at 25°C and VPWR = 13 V
Figure 10. VOUT Fall Time vs. SR Capacitor From 10% to 90% of VOUT at 25°C and VPWR = 13 V
Analog Integrated Circuit Device Data
12 Freescale Semiconductor
The 33981 is a high-frequency self-protected silicon 4.0 mΩ RDS(ON) high-side switch used to replace electromechanical relays, fuses, and discrete devices in power management applications. The 33981 can be controlled by pulse-width modulation (PWM) with a frequency up to 60 kHz. It is designed for harsh environments, and it includes self-recovery features. The 33981 is suitable for loads with high inrush current, as well as motors and all types of resistive and inductive loads. A dedicated parallel input is available for an external low-side control with protection features and cross-conduction management. FUNCTIONAL PIN DESCRIPTIONS OUTPUT CURRENT MONITORING (CSNS) This pin is used to output a current proportional to the high- side OUT current and is used externally to generate a ground-referenced voltage for the microcontroller (MCU) to monitor OUT current. TEMPERATURE FEEDBACK (TEMP) This pin reports an analog value proportional to the temperature of the GND flag (pin 13). It is used by the MCU to monitor board temperature. ENABLE [ACTIVE HIGH] (EN) This is an input used to place the device in a low current sleep mode. This pin has an active passive internal pulldown. INPUT HIGH SIDE (INHS) The input pin is used to directly control the OUT. This input has an active internal pulldown current source and requires CMOS logic levels. FAULT STATUS (FS) This pin is an open drain-configured output requiring an external pullup resistor to VDD (5.0 V) for fault reporting. When a device fault condition is detected, this pin is active LOW. INPUT LOW SIDE (INLS) This input pin is used to directly control an external low- side N-channel MOSFET and has an active internal pulldown current source and requires CMOS logic levels. It can be controlled independently of the INHS depending of CONF pin. CONFIGURATION INPUT (CONF) This input pin is used to manage the cross-conduction between the internal high-side N-channel MOSFET and the external low-side N-channel MOSFET. The pin has an active internal pullup current source. When CONF is at 0 V, the two MOSFETs are controlled independently. When CONF is at V DD 5.0 V, the two MOSFETs cannot be on at the same time. LOW-SIDE OVERLOAD (OCLS) This pin sets the VDS protection level of the external low- side MOSFET. This pin has an active internal pullup current source. It must be connected to an external resistor. DRAIN LOW SIDE (DLS) This pin is the drain of the external low-side N-channel MOSFET. Its monitoring allows protection features: low side short protection and VPWR short protection. LOW-SIDE GATE (GLS) This pin is an output used to drive the gate of the external low-side N-channel MOSFET. SLEW RATE CONTROL (SR) A capacitor connected between this pin and ground is used to control the output slew rate. BOOTSTRAP CAPACITOR (CBOOT) A capacitor connected between this pin and OUT is used to switch the OUT in PWM mode. GROUND (GND) This pin is the ground for the logic and analog circuitry of the device. POSITIVE POWER SUPPLY (VPWR) This pin connects to the positive power supply and is the source input of operational power for the device. The VPWR pin is a backside surface mount tab of the package. OUTPUT (OUT) Protected high-side power output to the load. Output pins must be connected in parallel for operation.
charge of the bootstrap capacitor. GLS is at high or low level. Overtemperature faults force the TEMP pin to 0 V. delatched) by a logic [0] at the INHS pin for at least t RST(diag). When INHS goes to 0 V, CSNS goes to 5.0 V. In Figure 16, page 19, the OUT pin is short-circuited to 0 V. t OCH owing to internal logic circuit. Table 5. Operating Modes Sleep x x x x x H L Device is in Sleep mode. The OUT and low-side gate are OFF. independently. The high side and the low side are both on. independently. The high side and the low side are both off. Normal H PWM H PWM PWM_bar H H Normal mode. Cross-conduction management is activated. PWM_bar = Opposite of pulse-width modulation signal.
Analog Integrated Circuit Device Data
14 Freescale Semiconductor
FUNCTIONAL DEVICE OPERATION PROTECTION AND DIAGNOSTIC FEATURES VDLS > VOCLS, the GLS pin goes to 0 V and the OCLS internal current source is disconnected and OCLS goes to 0 V. The GLS pin and the OCLS pin are reset (and the fault is delatched) by a logic [0] at the INLS pin for at least t RST(diag). Figure 13, page 17 and Figure 14, page 18 illustrate the behavior in case of overload on Low Side Gate driver. When connected to an external resistor, the OCLS pin with its internal current source sets the VOCLS level. By changing the external resistance, the protection level can be adjusted depending on low-side characteristics. A 33kΩ resistor gives a VDS level of 3.3 V typical. This protection circuitry measures the voltage between the drain of the low side (DLS pin) and the 33981 ground (GND pin). For this reason it is key that the low-side source, the 33981 ground, and the external resistance ground connection are connected together in order to prevent false error detection due to ground shifts. The maximum OCLS voltage being 4.0V, a resistor bridge on DLS must be used to detect a higher voltage across the low side. CONFIGURATION The CONF pin manages the cross-conduction between the internal MOSFET and the external low-side MOSFET. With the CONF pin at 0 V, the two MOSFETs can be independently controlled. A load can be placed between the high side and the low side. With the CONF pin at 5.0 V, the two MOSFETs cannot be on at the same time. They are in half-bridge configuration as shown in the simplified application diagram on page 1. If INHS and INLS are at 5.0 V at the same time, INHS has priority and OUT will be at VPWR. If INHS changes from 5.0 V to 0 V with INLS at 5.0 V, GLS will go to high state as soon as the VGS of the internal MOSFET is lower than 2.0 V typically. A half-bridge application could consist in sending PWM signal to the INHS pin and 5.0 V to the INLS pin with the CONF pin at 5.0 V. Figure 20, page 22, illustrates the simplified application diagram on page 1 with a DC motor and external low side. The CONF and INLS pins are at 5.0 V. When INHS is at 5.0 V, current is flowing in the motor. When INHS goes to 0 V, the load current recirculates in the external low side. BOOTSTRAP SUPPLY Bootstrap supply provides current to charge the bootstrap capacitor through the VPWR pin. A short time is required after the application of power to the device to charge the bootstrap capacitor. A typical value for this capacitor is 100 nF. An internal charge pump allows continuous MOSFET drive. When the device is in the sleep mode, this bootstrap supply is off to minimize current consumption. HIGH-SIDE GATE DRIVER The high-side gate driver switches the bootstrap capacitor voltage to the gate of the MOSFET. The driver circuit has a low-impedance drive to ensure that the MOSFET remains OFF in the presence of fast falling dV/dt transients on the OUT pin. This bootstrap capacitor connected between the power supply and the CBOOT pin provides the high pulse current to drive the device. The voltage across this capacitor is limited to about 13 V typical. An external capacitor connected between pins SR and GND is used to control the slew rate at the OUT pin. Figure 9, page 10 and Figure 10, page 11 give Vout rise and fall time versus different SR capacitors. LOW-SIDE GATE DRIVER The low-side control circuitry is PWM capable. It can drive a standard MOSFET with an RDS(ON) as low as 10.0 mΩ at a frequency up to 60 kHz. The VGS is internally clamped at 12 V typically to protect the gate of the MOSFET. The GLS pin is protected against short by a local over temperature sensor. THERMAL FEEDBACK The 33981 has an analog feedback output (TEMP pin) that provides a value in inverse proportion to the temperature of the GND flag (pin 13). The controlling microcontroller can “read” the temperature proportional voltage with its analog- to- digital converter (ADC). This can be used to provide real- time monitoring of the PC board temperature to optimize the motor speed and to protect the whole electronic system. TEMP pin value is V TFEED with a negative temperature coefficient of DTFEED. REVERSE BATTERY The 33981 survives the application of reverse battery voltage as low as -16 V. Under these conditions, the output’s gate is enhanced to decrease device power dissipation. No additional passive components are required. The 33981 survives these conditions until the maximum junction rating is reached. In the case of reverse battery in a half-bridge application, a direct current passes through the external freewheeling diode and the internal high-side. As Figure 11 shows, it is essential to protect this power line. The proposed solution is an external N-channel low-side with its gate tied to battery voltage through a resistor. A high-side in the V PWR line could be another solution.
Figure 11. Reverse Battery Protection exceeding this pin’s maximum ratings.
- Overtemperature fault
- Overcurrent fault on OUT
- Overload fault on the external low-side MOSFET The FS pin will return to logic [1] when the over temperature fault condition is removed. The two other faults are latched. MVPWR VDD VPWR MCU 33981 No current GND OUT Diode 10.0 kΩ
Table 6. Functional Truth Table in Fault Mode x x x L H L H L x x The 33981 is currently in fault mode. x x x L L L H L x x The 33981 is currently in fault mode. The OUT is OFF and GLS is at 0 V. x H L L x L H x L x The 33981 is currently in fault mode. L L H x L L H x x L The 33981 is currently in fault mode. and GND pin will pull OCLS pin to 0 V.
16 Freescale Semiconductor
Figure 12. Overtemperature on Output
Figure 13. Overload on Low-Side Gate Drive, Case 1
18 Freescale Semiconductor
Figure 14. Overload on Low-Side Gate Drive, Case 2
20 Freescale Semiconductor
Figure 17. Cross-Conduction with Low Side Figure 18. Overtemperature on OUT
Figure 19. Maximum Operating Frequency for SR Capacitor of 4.7 nF
22 Freescale Semiconductor
used for the freewheeling phase. Typical values for external capacitors and resistors are given. Figure 20. 33981 Typical Application Diagram power management applications. electromagnetic emission are described. extended diagnostics, able to drive DC motors up to 60 kHz. (100 A typical) with an innovative overcurrent strategy. to facilitate closed-loop operation for motor speed control. protects the IC against high overload condition.
24 Freescale Semiconductor
Figure 24. Test Bench for Radiated Emission in the load was 17 A continuous. 1000 mF is connected between VPWR and GND. Figure 25. 33981 Initial Configuration Figure 26. Conducted Emission Test Setup The conducted emissions level rise with the duty cycle. When the duty increases the di/dt on the VPWR line is higher. increasing number of commutations.
1 EUT (grounded locally if
8 Biconical antenna
2 Test harness – –
3 Load simulator (placement
10 High quality double-
4 Power supply (location
11 Bulkhead connector
5 Artificial Network (AN) 12 Measuring instrument
6 Ground plane (bonded to
13 RF absorber material
7 Low relative permittivity
14 Stimulation and monitoring
26 Freescale Semiconductor
Figure 31. Radiated Emission Test Set Up Figure 32. The enhanced board is in accordance with the Class 3 limits of the CISPR25 standard for radiated emission. Figure 32. Radiated Emission Spectrum for 33981 same method can be used with other PC boards. power management applications. extended diagnostics, able to drive DC motors up to 60 kHz. (100 A typical) with an innovative overcurrent strategy. to facilitate closed-loop operation for motor speed control. protects the IC against high overload condition.
28 Freescale Semiconductor
Figure 36. Positive and Negative Slew Rate Figure 37. OUT switching vs. SR Capacitor where RDS(ON)_ls is the on resistance of the low side. temperature, and thermal impedance. Figure 38. Excel Tool
30 Freescale Semiconductor
Figure 43. Junction Temperature vs. Duty Cycle
Analog Integrated Circuit Device Data Freescale Semiconductor 31 33981 PACKAGING SOLDERING INFORMATION PACKAGING SOLDERING INFORMATION The 33981 is not designed for immersion soldering. The maximum peak temperature during the soldering process should not exceed 245oC. Pin soldering limit is for 10 seconds maximum duration. Exceeding these limits may cause malfunction or permanent damage to the device. PACKAGING DIMENSIONS For the most current package revision, visit www.freescale.com and perform a keyword search using “98ARL10521D”. PNA SUFFIX 16-PIN PQFN PLASTIC PACKAGE 98ARL10521D ISSUE C
Analog Integrated Circuit Device Data
32 Freescale Semiconductor
application, and packaging information is provided in the datasheet. TJ1 and TJ2, and a thermal resistance matrix with RθJAmn. temperature while only heat source 1 is heating with P1. RθJ21 and RθJ22, respectively. The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. values were obtained by measurement and simulation according to the standards listed below. Figure 44. Surface mount for power PQFN
12 MM X 12 MM
Table 7. Thermal Performance Comparison
- Per JEDEC JESD51-2 at natural convection, still air
- 2s2p thermal test board per JEDEC JESD51-7and
- Per JEDEC JESD51-8, with the board temperature on the
center trace near the power outputs.
- Single layer thermal test board per JEDEC JESD51-3 and
- Thermal resistance between the die junction and the
exposed pad, “infinite” heat sink attached to exposed pad.
34 Freescale Semiconductor
Figure 45. Thermal Test Board where the junction temperature is sensed.
33981 Pin Connections
Table 8. Thermal Resistance Performance
Analog Integrated Circuit Device Data
36 Freescale Semiconductor
REVISION HISTORY
REVISION DATE DESCRIPTION OF CHANGES 3.0 1/2006 • Implemented Revision History page
- Made content updates and changes
- Converted to Freescale format
- Added Thermal Addendum 4.0 3/2006 • Made minor content changes to pages 6 and 7.
- Updated to Product Preview status 5.0 7/2006 • Changed Part Number from PC33981PNA to MC33981BPNA (page 1)
- Changed Electrical Characteristics, Maximum Ratings, Table 2, Maximum Ratings,
- Changed Electrical Characteristics, Static El ectrical Characteristics, Table 3, Static Electrical Characteristics, Low Side Gate Driver (VPWR, VGLS, VOCLS), Low-Side Overload Detection Level versus Low-Side Drain Voltage Minimum, from “-75” to “-50” and Maximum from “+75” to “+50” (page 6).
- Changed Electrical Characteristics, Dynami c Electrical Characteristics, Table 4, Dynamic Electrical Characteristics, Control Interface and Power Output Timing (CBOOT, VPWR), Input Switching Frequency, Minimum from “20” to “-” and Typical from “-” to “20” (page 7).
- Updated to Advanced status 6.0 5/2007 • Changed CSNS Input Clamp Current in MAXIMUM RATINGS
- Changed Figure 11, Reverse Battery Protection
- Removed unnecessary line in Figure 14, Overload on Low-Side Gate Drive, Case 2
- Corrected label in Figure 28, 33981 with Filter
Rev. 6.0 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2007. All rights reserved. How to Reach Us: Home Page: www.freescale.com Web Support: http://www.freescale.com/support USA/Europe or Locations Not Listed: Freescale Semiconductor, Inc. Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support Japan: Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. Technical Information Center
2 Dai King Street
Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P .O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com