327SMOB WK | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 1
Technical content
Tungsten (metalized) Gold / Nickel (surface) / (under) Compliant (Pb-free) Lid Base Sealing Terminal Terminal plating RoHS 327SMO(B) 327SMO(B) 327SMO(B) (+3.3V 32.768 kHz MODEL) STANDARD SMD CLOCK OSCILLATORS STANDARD SPECIFICATIONS PACKAGE DATA PackageItem Item Specifications 327SMO(B) 32.768 kHz ʴ30 ppm to -10 ppm at VDD = ʴ3.3V at ʴ25˚C ʴ30 ppm to -100 ppm (VDD = ʴ1.3V to ʴ5.5V) -40˚C to ʴ85˚C ʴ3.3V DC ʶ10% (standard) ʴ1.3V to ʴ5.5V (option) VIH : 90%VDD min. VIL : 10%VDD max. -0.3V to ʴ7.0V DC -55˚C to ʴ125˚C 1ЖA, Typical (1.5ЖA max.) at VDD = ʴ3.3V , no load 200 nA max. (no load) 40% to 60% at 50%VDD level (CL = 15pF at ʴ25˚C) 200 ns max. (CL = 15pF at ʴ25˚C) VOL : ʴ0.4V max. (CL = 15pF at ʴ25˚C) VOH : VDD -0.4Vmin. (CL = 15pF at ʴ25˚C) 15 pF max. (CMOS) 100 ns max. 3 sec. max. (VDD = ʴ3.3V at ʴ25˚C) 3 sec. max. (VDD = ʴ3.3V at ʴ25˚C) ʶ5 ppm max. at ʴ25˚C ʶ3˚C for first year ʴ250˚C ʶ10˚C for 10 seconds ʴ170˚C ʶ10˚C for 1 to 2 minutes (preheating) 32.768 kHz OSCILLATOR (˞) Internal crystal oscillation to be halted (Pin #1=VIL). Part number Output frequency Frequency tolerance Temperature stability -20˚C to ʴ70˚C) Operating Conditions Operating temperature Input voltage (V DD) Stand-by control voltage (Pin#1) Absolute Max. Ratings Supply voltage Storage temperature Input current ( -40˚C to ʴ85˚C) Stand-by current (ʴ25˚C)˞ Output (-40˚C to ʴ85˚C) Symmetry Rise and fall times (10%V DD to 90%VDD level) "0" level "1" level Load Disable delay time Enable delay time Startup time Aging Reflow condition 4.0±0.2 0.10.92.0 AB 0.9 #1 #2 #1 #2 #4 #3 #4 #3 ˎThe terminals (A & B) not to be connected. PIN CONNECTION "L"
2 GND
"H" OUTPUT Z : high impedance 4V DD 327SMO(B) 3.0 1.4 1.6 1.4 1.10.51.1 0.01ЖF Ỗ 0.1ЖF SOLDERING PATTERN TF T t 90% or 80% VDD 10% or 20% VDD OV DC Symmetry=t/Tʷ100(%) 50% VDD TR GND VOH ("1"Level) VOL ("0"Level) VDD OUTPUT WAVEFORM VDC Power Supply CL : including fixture and probe capacitance. VDD VDD CL Test Point OUTPUT TRI-STATE GND 0.01ЖFʙ0.1ЖF E/D SW A TEST CIRCUIT A Qty/ReelB C D F J L M Reel Dia. 4.0±0.1 2.0±0.1 1.75±0.1+0.1 -0П1.5 L B F D A C J M TAPE SPECIFICATIONS Actual Size