28985-BRF-001-A MA-COM | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 2

Technical content

Complete G.shdsl/HDSL2/SDSL/ HDSL/IDSL Multimode DSL Solution The ZipWireMulti eight-port multimode DSL solution i m p l e m e n ts Mindspeed Te c h n o l o g i e s Õª L o o p W i za r dª technology to diagnose line problems without expensive test equipment or truck rolls (see LoopWizard xDSL Loop Diagnotic Software lit e r a t u r e ) .The ZipWireMulti DSL solution goes beyond simple compliance with the ITU G.shdsl standard by supporting the optional enhanced perfo r m a n c e asymmetrical PSD (EPAP) modes of operation.In addition, it complies with the ANSI HDSL2 standard (ANSI T1.418) and provides interoperability with MindspeedÕs market-leading ZipWireª transceivers by operating in 2B1Q multi-rate mode. The 2B1Q mode supports AutoBaudª for SDSL interoperability, rate optimization, fast connect times and standards-based HDSL operation. The ZipWireMulti also runs in IDSL mode for inte r o p e r a b i l i t y with basic-rate ISDN repeaters. The solution supports MindspeedÕs proprietary modes, such as 32-PAM,64 Kbps and 3.088 Mbps operation, which provide enhanced spectral compatibility, e x tended subscriber-line reach and high-speed operation. One hardware circuit (i.e.,one t r a n s fo r m e r, c rystal and hybrid) supports all these modes, which can be configured in real time via software control. Embedded Microprocessor The ZipWireMulti chipset includes an embedded A R M m i c r o p r o c e ssor and a full suite of s o f t ware that fa c i l it a tes speedy,s i m p l i fied development ofs y s tems that comply with all applicable ITU, ANSI and ETSI standards. The embedded microprocessor and software handle the EOC processing and many other functions often delegate d to an external host controller in competing solutions . This greatly reduces software-porting effort and eliminates real-time processing requirements for an external host controller. The host controls the ZipWireMulti through a simple and well-defined software API structure while the internal ARM processor handes all real-time processing. UTOPIA and PCM Interfaces Operate Simultaneously The ZipWireMultiÕs integrated framers include full-featured UTOPIA Level 2 and PCM interfaces. The UTOPIAinter face includes ATM TC-layer processing. The DSL payload can be mapped to either inter face, or split between them to enable simultaneous connections to ATM- and TDM-based syst e m s. This feature is programmable on a per-port basis, and supports a mix o fchannels transporting data, data plus time slot voice, or only time slot voice. ZipWireMultiª Octal G.shdsl Transceiver with Embedded Microprocessor C X 2 8 9 8 5 > K EY F E AT U R E S > Eight-port CO solution implementing LoopWizard technology > Multimode operation > Low power consumption > Highly integrated solution > Embedded microprocessor > Simultaneous operation ofUTOPIA Level 2 and PCM interfaces > Interoperable with ZipWire 2B1Q transceivers including AutoBaud

www.mindspeed.com/salesoffices General Information: U.S.and Canada: (800) 854-8099 International: (949) 483-6996 Headquarters Ð Newport Beach 4000 MacArthur Blvd. East Tower Newport Beach, CA 92660 Order# 500056A M01-0293 © 2001 Mindspeed Technologiesª, a Conexant business. All rights reserved.Mindspeed and the Mindspeed logo are tr a d e m a r ks of Mindspeed T e c h n o l o g i e s. All other t ra d e m a r ks are the pr o p e rty of their respective owners. Although Mindspeed Technologies strives for accuracy in all its publications , this material may contain e rro rs or omissions and is subject to change without notice. This material is prov i d e d as is and without any express or implied warranties, including merchantability, fitness for a particular purpose and non-infringement. Mindspeed Technologies shall not be liable for any special,i n d i re c t ,incidental or consequential damages as a result of its use. ¥ Multimode operation including ITU G.shdsl,with EPAP modes (ITU G.991.2) ¥ ITU G.handshake (ITU G.994.1) ¥ HDSL2 (ANSI T1.418) ¥ SDSL/2B1Q (AutoBaud) ¥ HDSL (ITU G.991.1,ETS 101 135 and ANSI TR-28) ¥ IDSL (ANSI T1.601) ¥ Proprietary/extended reach (ANSI spectrum management for loop transmission systems) ¥ Proprietary/high-speed (ANSI spectrum management for loop transmission systems) ¥ Low power consumption of< 1 W at

2.32 Gbps ,which includes the AFE

and line-driver dissipation ¥ Highly integrated solution includes framer, microprocessor, ROM/RAM, frequency synthesizer, DSP, AFE and line driver ¥ Embedded microprocessor for autonomous operation and EOC processing ¥ Data rates from 64 Kbps to 3.088 Mbps in 8 Kbps increments ¥ Interoperability with ZipWire 2B1Q transceivers, including AutoBaud ¥ Simultaneous operation ofUTOPIA Level 2 and PCM interfaces on a per-channel basis ¥ C entral office (COT) and remote (RT) operation ¥ Individual clock-recovery circuits per channel ¥ F ast warm startup ¥ Glueless interface to popular microprocessors ¥ Single hardware circuit supports all speeds and modes ofoperation ¥ +1.8 V, +3.3 V and +12 V power supplies ¥ JTAG boundary scan ¥ P ackage: 27 x 27 mm PBGA, 7 x 7 mm LGA ¥ Operating temperature: -40¼C to +85¼C

Applications

¥ Digital subscriber line access muxes (DSLAMs) ¥ DSL-enabled digital loop carriers (DLCs) ¥ Nx64K data transport ¥ Remote LAN access ¥ T1 and E1 HDSL-enabled transport systems ¥ C ellular base-station data links ¥ C ampus modems ¥ Data, voice and video transport systems Product Highlights The framer automatically extracts and inserts DSL overhead (i.e., EOC,indicator and Z-bit s, CRC,sync word, etc.) and passes it to the embedded microprocessor for processing. In addition,the framer supports all G.shdsl, HDSL2, HDSL and IDSL frame formats; EOC messaging protocols; and other non-standard SDSL frame formats. For non-framed protocols, the ZipWireMulti supports a framer bypass mode. Integrated Line Driver and Frequency Synthesizer The ZipWireMulti includes an integrated line driver and frequency synthesizer for a full DSL solution.The integrated line driver can drive the high line-power EPAPs for payload rates of768; 1,544; 2,048; and 2,304 Kbps , in compliance with the G.shdsl standard.The frequency synthesizer , along with the rest ofthe ZipWireMulti,supports data rates from 64 Kbps to 3.088 Mbps, and requires only one external crystal. This highly integrated DSL solution enables OEMs to design and manufacture the most feature-rich, lowest-power, and highest-density DSL equipment in the industr y. CX28985 Block Diagram