IDT23S09T RENESAS | Alldatasheet
Document overview
- Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
- PDF pages: 7
Technical content
COMMERCIAL TEMPERATURE RANGE IDT23S09T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE MAY 2010 2003 Integrated Device Technology, Inc. DSC 6396/8c COMMERCIAL TEMPERATURE RANGE The IDT logo is a registered trademark of Integrated Device Technology, Inc. FEATURES:
- Phase-Lock Loop Clock Distribution
- 10MHz to 133MHz operating frequency
- Distributes one clock input to one bank of five and one bank of four outputs
- Separate output enable for each output bank
- Output Skew < 250ps
- Low jitter <200 ps cycle-to-cycle
- No external RC network required
- Operates at 2.5V V DD
- Spread spectrum compatible
- Available in SOIC package FUNCTIONAL BLOCK DIAGRAM IDT23S09T2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE DESCRIPTION: The IDT23S09T is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The IDT23S09T is a 16-pin version of the IDT23S05T. The IDT23S09T accepts one reference input, and drives two banks of four low skew clocks. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT23S09T enters power down, and the outputs are tri-stated. In this mode, the device will draw less than 12µA. PLL CLKA1 CLKA2 CLKA3 CLKA4 CLKB1 CLKB2 CLKB3 CLKB4 Control Logic REF
16 CLKOUT
COMMERCIAL TEMPERATURE RANGE IDT23S09T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE PIN CONFIGURATION SOIC TOP VIEW Symbol Rating Max. Unit VDD Supply Voltage Range –0.5 to +4.6 V VI (2) Input Voltage Range (REF) –0.5 to +5.5 V VI Input Voltage Range –0.5 to V (except REF) V DD+0.5 IIK (VI < 0) Input Clamp Current –50 mA IO (VO = 0 to VDD) Continuous Output Current ±50 mA VDD or GND Continuous Current ±100 mA TA = 55°C Maximum Power Dissipation 0.7 W (in still air)(3) TSTG Storage Temperature Range –65 to +150 °C Operating Commercial Temperature 0 to +70 ° C Temperature Range NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. NOTES: 1. Weak pull down. 2. Weak pull down on all outputs. 3. Weak pull ups on these inputs. PIN DESCRIPTION ABSOLUTE MAXIMUM RATINGS(1) Pin Name Pin Number Type Functional Description REF(1) 1 IN Input reference clock, 3.3V tolerant input CLKA1(2) 2 Out Output clock for bank A CLKA2(2) 3 Out Output clock for bank A VDD 4, 13 PWR 2.5V Supply GND 5, 12 GND Ground CLKB1(2) 6 Out Output clock for bank B CLKB2(2) 7 Out Output clock for bank B S2(3) 8 IN Select input Bit 2 S1(3) 9 IN Select input Bit 1 CLKB3(2) 10 Out Output clock for bank B CLKB4(2) 11 Out Output clock for bank B CLKA3(2) 14 Out Output clock for bank A CLKA4(2) 15 Out Output clock for bank A CLKOUT (2) 16 Out Output clock, internal feedback on this pin APPLICATIONS:
- SDRAM Telecom Datacom PC Motherboards/Workstations Critical Path Delay Designs REF CLKA1 8 9 161 CLKA2 GND CLKB1 CLKOUT CLKA4 GND VDDVDD CLKB2 CLKB3 CLKB4 CLKA3
COMMERCIAL TEMPERATURE RANGE IDT23S09T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE DC ELECTRICAL CHARACTERISTICS Symbol Parameter Conditions Min. Max. Unit VIL Input LOW Voltage Level — 0.7 V VIH Input HIGH Voltage Level 1.7 — V IIL Input LOW Current V IN = 0V — 50 µA IIH Input HIGH Current V IN = VDD — 100 µA VOL Output LOW Voltage Standard Drive, IOL = 8mA — 0.3 V VOH Output HIGH Voltage Standard Drive, I OH = -8mA 2 — V IDD_PD Power Down Current REF = 0MHz (S2 = S1 = H) — 12 µA IDD Supply Current Unloaded Outputs at 66.66MHz, SEL inputs at VDD or GND — 32 mA SWITCHING CHARACTERISTICS (1,2) Symbol Parameter Conditions Min. Typ. Max. Unit t1 Output Frequency 15pF Load 10 — 133 MHz Duty Cycle = t 2 ÷ t1 Measured at VDD/2, FOUT = 66.66MHz 40 50 60 % t3 Rise Time Measured between 0.7V and 1.7V — — 2.5 ns t4 Fall Time Measured between 0.7V and 1.7V — — 2.5 ns t5 Output to Output Skew All outputs equally loaded — — 250 ps t6A Delay, REF Rising Edge to CLKOUT Rising Edge (2) Measured at VDD/2 — 0 ±350 ps t6B Delay, REF Rising Edge to CLKOUT Rising Edge (2) Measured at VDD/2 in PLL bypass mode 1 5 8.7 ns t7 Device-to-Device Skew Measured at V DD/2 on the CLKOUT pins of devices — 0 700 ps tJ Cycle-to-Cycle Jitter Measured at 66.66MHz, loaded outputs — — 200 ps tLOCK PLL Lock Time Stable power supply, valid clock presented on REF pin — — 1 ms NOTES: 1. REF Input has a threshold voltage of V DD/2. 2. All parameters specified with loaded outputs. Symbol Parameter Min. Max. Unit VDD Supply Voltage 2.3 2.7 V TA Operating Temperature (Ambient Temperature) 0 70 °C CL Load Capacitance 10MHz - 133MHz — 15 pF CIN Input Capacitance — 7 pF OPERATING CONDITIONS FUNCTION TABLE(1) S2 S1 CLKA CLKB CLKOUT (2) Output Source PLL Shut Down L L Tri-State Tri-State Driven PLL N L H Driven Tri-State Driven PLL N H L Driven Driven Driven REF Y H H Driven Driven Driven PLL N NOTES: 1. H = HIGH Voltage Level. L = LOW Voltage Level 2. This output is driven and has an internal feedback for the PLL. The load on this ouput can be adjusted to change the skew bet ween the REF and the output.
COMMERCIAL TEMPERATURE RANGE IDT23S09T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE ZERO DELAY AND SKEW CONTROL All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for th e PLL, its relative loading can affect and adjust the input/output delay. For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive load equal to that on the other outputs in order to obtain true zero I/O Delay. For zero output-to-output skew, all outputs mu st be loaded equally. SPREAD SPECTRUM COMPATIBLE Many systems being designed now use a technology called Spread Spectrum Frequency Timing Generation. This product is designed not to filter off the Spread Spectrum feature of the reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature through, the result is a significant amount of tracking skew, which may cause problems in systems requiring synchronization.
COMMERCIAL TEMPERATURE RANGE IDT23S09T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE VDD OUTPUTS CLKOUT CLOAD VDD GND GND 0.1 F 0.1 F Test Circuit for All Parameters TEST CIRCUIT Output Output REF VDD/2 Output CLKOUT Device 1 CLKOUT Device 2 VDD/2 VDD/2 VDD/2 VDD/2 VDD/2VDD/2 1.7V0.7V t3 t4 0.7V 2.5V 1.7VOutput VDD/2VDD/2 All Outputs Rise/Fall Time Input to Output Propagation Delay Device to Device Skew Output to Output SkewDuty Cycle Timing SWITCHING WAVEFORMS
COMMERCIAL TEMPERATURE RANGE IDT23S09T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE
ORDERING INFORMATION
Package ProcessDevice Type Blank 23S09T-1 DC DCG Commercial (0oC to +70oC) 2.5V Zero Delay Clock Buffer, Spread Spectrum Compatible Small Outline SOIC - Green Part / Order Number Shipping Packaging Package Temperature 23S09T-1DCG Tubes 16-pin SOIC 0° to +70° C 23S09T-1DCG8 Tape and Reel 16-pin SOIC 0° to +70° C
© 202 Renesas Electronics Corporation. All rights reserved. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. ('LVFODLPHURev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most Koto-ku, Tokyo 135-0061, Japan up-to-date version of a document, or your nearest sales www.renesas.com office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.