23S08T-3DCG

IDT23S08T RENESAS | Alldatasheet

Document overview

• Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
• PDF pages: 7

Technical content

COMMERCIAL TEMPERATURE RANGE IDT23S08T 2.5V ZERO DELAY CLOCK MULTIPLIER MARCH 2006 2006 Integrated Device Technology, Inc. DSC - 6510/6c COMMERCIAL TEMPERATURE RANGE The IDT logo is a registered trademark of Integrated Device Technology, Inc. FEATURES:

• Phase-Lock Loop Clock Distribution for Applications ranging from 10MHz to 133MHz operating frequency  Distributes one clock input to two banks of four outputs  Separate output enable for each output bank  External feedback (FBK) pin is used to synchronize the outputs to the clock input  Output Skew <200 ps  Low jitter <200 ps cycle-to-cycle  1/2x, 1x, 2x, 4x output options (see table): – IDT23S08T-1 1x – IDT23S08T-2 1x, 2x – IDT23S08T-3 2x, 4x – IDT23S08T-4 2x – IDT23S08T-5 1/2x  No external RC network required  Operates at 2.5V V DD  Spread spectrum compatible  Available in SOIC package FUNCTIONAL BLOCK DIAGRAM DESCRIPTION: The IDT23S08T is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applica- tions. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The IDT23S08T has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode. In test mode, the PLL is turned off, and the input clock directly drives the outputs for system testing purposes. In the absence of an input clock, the IDT23S08T enters power down. In this mode, the device will draw less than 12µA, and the outputs are tri-stated. The IDT23S08T is available in six unique configurations for both pre- scaling and multiplication of the Input REF Clock. (See available options table.) The PLL is closed externally to provide more flexibility by allowing the user to control the delay between the input clock and the outputs. The IDT23S08T is characterized for Commercial operation. IDT23S08T ADVANCE INFORMATION 2.5V ZERO DELAY CLOCK MULTIPLIER, SPREAD SPECTRUM COMPATIBLE PLL CLKA1 CLKA2 CLKA3 CLKA4 CLKB1 CLKB2 CLKB3 CLKB4 FBK (-3, -4) Control Logic REF (-2, -3) 2 (-5)

COMMERCIAL TEMPERATURE RANGE IDT23S08T 2.5V ZERO DELAY CLOCK MULTIPLIER PIN CONFIGURATION SOIC TOP VIEW REF CLKA1 8 9 161 CLKA2 GND CLKB1 FBK CLKA4 GND VDDVDD CLKB2 CLKB3 CLKB4 CLKA3 Symbol Rating Max. Unit VDD Supply Voltage Range –0.5 to +4.6 V VI (2) Input Voltage Range (REF) –0.5 to +5.5 V VI Input Voltage Range –0.5 to V (except REF) V DD+0.5 IIK (VI < 0) Input Clamp Current –50 mA IO Continuous Output Current ±50 mA (VO = 0 to VDD) VDD or GND Continuous Current ±100 mA TA = 55°C Maximum Power Dissipation 0.7 W (in still air)(3) TSTG Storage Temperature Range –65 to +150 ° C Operating Commercial Temperature 0 to +70 ° C Temperature Range NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils. APPLICATIONS:  SDRAM  Telecom  Datacom  PC Motherboards/Workstations  Critical Path Delay Designs Pin Number Functional Description REF (1) 1 Input Reference Clock, 3.3V Tolerant Input CLKA1(2) 2 Clock Output for Bank A CLKA2(2) 3 Clock Output for Bank A VDD 4 2.5V Supply GND 5 Ground CLKB1(2) 6 Clock Output for Bank B CLKB2(2) 7 Clock Output for Bank B S2(3) 8 Select Input, Bit 2 S1(3) 9 Select Input, Bit 1 CLKB3(2) 10 Clock Output for Bank B CLKB4(2) 11 Clock Output for Bank B GND 12 Ground VDD 13 2.5V Supply CLKA3(2) 14 Clock Output for Bank A CLKA4(2) 15 Clock Output for Bank A FBK 16 PLL Feedback Input NOTES: 1. Weak pull down. 2. Weak pull down on all outputs. 3. Weak pull ups on these inputs. PIN DESCRIPTION ABSOLUTE MAXIMUM RATINGS(1)

COMMERCIAL TEMPERATURE RANGE IDT23S08T 2.5V ZERO DELAY CLOCK MULTIPLIER S2 S1 CLK A CLK B Output Source PLL Shut Down L L Tri-State Tri-State PLL Y L H Driven Tri-State PLL N H L Driven Driven REF Y H H Driven Driven PLL N FUNCTION TABLE(1) SELECT INPUT DECODING NOTE: 1. H = HIGH Voltage Level L = LOW Voltage Level SPREAD SPECTRUM COMPATIBLE Many systems being designed now use a technology called Spread Spectrum Frequency Timing Generation. This product is designed not to filter off the Spread Spectrum feature of the reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature through, the result is a significant amount of tracking skew, which may cause problems in systems requiring synchronization. Device Feedback From Bank A Frequency Bank B Frequency IDT23S08T-1 Bank A or Bank B Reference Reference IDT23S08T-2(1) Bank A Reference Reference/2 IDT23S08T-2(1) Bank B 2 x Reference Reference IDT23S08T-3(1) Bank A 2 x Reference Reference or Reference(2) IDT23S08T-3(1) Bank B 4 x Reference 2 x Reference IDT23S08T-4(1) Bank A or Bank B 2 x Reference 2 x Reference IDT23S08T-5(1) Bank A or Bank B Reference/2 Reference/2 NOTES: 1. Contact factory for availability. 2. Output phase is indeterminant (0° or 180° from input clock). AVAILABLE OPTIONS FOR IDT23S08T ZERO DELAY AND SKEW CONTROL To close the feedback loop of the IDT23S08T, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin will be driving a total load of 7pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input-output delay. For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. Ensure the outputs are loaded equally, for zero output-output skew. NOTE: 1. Applies to both REF and FBK. Symbol Parameter Test Conditions Min. Max. Unit VDD Supply Voltage 2.3 2.7 V TA Operating Temperature (Ambient Temperature) 0 70 °C CL Load Capacitance from 10MHz to 133MHz — 15 pF CIN Input Capacitance(1) —7 p F OPERATING CONDITIONS

COMMERCIAL TEMPERATURE RANGE IDT23S08T 2.5V ZERO DELAY CLOCK MULTIPLIER DC ELECTRICAL CHARACTERISTICS Symbol Parameter Conditions Min. Typ.(1) Max. Unit VIL Input LOW Voltage Level — — 0.7 V VIH Input HIGH Voltage Level 1.7 — — V IIL Input LOW Current V IN = 0V — — 50 µ A IIH Input HIGH Current V IN = VDD — — 100 µ A VOL Output LOW Voltage I OL = 8mA — — 0.3 V VOH Output HIGH Voltage I OH = -8mA 2 — — V IDD_PD Power Down Current REF = 0MHz (S2 = S1 = H) — — 12 µ A 100MHz CLKA — — 45 IDD Supply Current Unloaded Outputs 66MHz CLKA — — 32 mA Select Inputs at VDD or GND 33MHz CLKA — — 18 SWITCHING CHARACTERISTICS Symbol Parameter Conditions Min. Typ. Max. Unit t1 Output Frequency 15pF Load 10 — 133.3 M H z Duty Cycle = t2 ÷ t1 Measured at VDD/2, FOUT = 66.66MHz, 15pF Load 40 50 60 % t3 Rise Time Measured between 0.7V and 1.7V, 15pF Load — — 2.5 ns t4 Fall Time Measured between 0.7V and 1.7V, 15pF Load — — 2.5 ns t5 Output to Output Skew on same Bank All outputs equally loaded — — 200 ps Output Bank A to Output Bank B (-1, -4, -5) All outputs equally loaded — — 200 ps Output Bank A to Output Bank B Skew (-2, -3) All outputs equally loaded — — 400 ps t6 Delay, REF Rising Edge to FBK Rising Edge Measured at V DD/2 — 0 ±350 ps t7 Device to Device Skew Measured at V DD/2 on the FBK pins of devices — 0 700 ps tJ Cycle to Cycle Jitter (-1, -4, -5) Measured at 66.67 MHz, loaded outputs, 15pF Load — — 200 ps Measured at 133.3 MHz, loaded outputs, 15pF Load — — 200 tJ Cycle to Cycle Jitter (-2, -3) Measured at 66.67 MHz, loaded outputs, 15pF Load — — 400 ps tLOCK PLL Lock Time Stable Power Supply, valid clocks presented — — 1 ms on REF and FBK pins

COMMERCIAL TEMPERATURE RANGE IDT23S08T 2.5V ZERO DELAY CLOCK MULTIPLIER Output Output VDD/2 VDD/2 Input VDD/2 FBK VDD/2 VDD/2 FBK, Device 2 VDD/2 FBK, Device 1 VDD/2 1.7V0.7V t3 t4 0.7V 2.5V 0V1.7VOutput VDD/2 V DD/2 SWITCHING WAVEFORMS Duty Cycle Timing All Outputs Rise/Fall Time Output to Output Skew Input to Output Propagation Delay Device to Device Skew TEST CIRCUIT Test Circuit for all Parameters VDD OUTPUTS CLKOUT CLOAD VDD GND GND 0.1μF 0.1μF

COMMERCIAL TEMPERATURE RANGE IDT23S08T 2.5V ZERO DELAY CLOCK MULTIPLIER

ORDERING INFORMATION

Package ProcessDevice Type Blank 23S08T-1 23S08T-2 23S08T-3 23S08T-4 23S08T-5 Commercial (0oC to +70oC) 2.5V Zero Delay Clock Buffer, Spread Spectrum Compatible DC DCG Small Outline SOIC - Green

© 202 Renesas Electronics Corporation. All rights reserved. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. ('LVFODLPHURev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most Koto-ku, Tokyo 135-0061, Japan up-to-date version of a document, or your nearest sales www.renesas.com office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.