IDT23S05T IDT | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 6

Technical content

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT23S05T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE MAY 2010 2006 Integrated Device Technology, Inc. DSC 6397/11c COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES The IDT logo is a registered trademark of Integrated Device Technology, Inc. FEATURES:

  • Phase-Lock Loop Clock Distribution
  • 10MHz to 133MHz operating frequency
  • Distributes one clock input to one bank of five outputs
  • Zero Input-Output Delay
  • Output Skew < 250ps
  • Low jitter <200 ps cycle-to-cycle
  • No external RC network required
  • Operates at 2.5V V DD
  • Power down mode
  • Spread spectrum compatible
  • Available in SOIC package FUNCTIONAL BLOCK DIAGRAM IDT23S05T2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE PLL CLK1 CLK2 CLK3 CLK4 Control LogicREF CLKOUT DESCRIPTION: The IDT23S05T is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The IDT23S05T is an 8-pin version of the IDT23S09T. IDT23S05T accepts one reference input, and drives out five low skew clocks. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT23S05T enters power down. In this mode, the device will draw less than 12µA for Commercial Temperature Range and and less than 25µA for Industrial temperature range, the outputs are tri- stated, and the PLL is not running, resulting in a significant reduction of power. The IDT23S05T is characterized for both Industrial and Commer- cial operation.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT23S05T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE REF CLK1 CLK2 GND CLKOUT CLK4 VDD CLK3 PIN CONFIGURATION SOIC TOP VIEW Symbol Rating Max. Unit VDD Supply Voltage Range –0.5 to +4.6 V VI (2) Input Voltage Range (REF) –0.5 to +5.5 V VI Input Voltage Range –0.5 to V (except REF) V DD+0.5 IIK (VI < 0) Input Clamp Current –50 mA IO (VO = 0 to VDD) Continuous Output Current ±50 mA VDD or GND Continuous Current ±100 mA TA = 55°C Maximum Power Dissipation 0.7 W (in still air)(3) TSTG Storage Temperature Range –65 to +150 °C Operating Commercial 0 to +70 °C Temperature Industrial –40 to +85 NOTES: 1. Weak pull down. 2. Weak pull down on all outputs. PIN DESCRIPTION ABSOLUTE MAXIMUM RATINGS(1) APPLICATIONS:

  • SDRAM
  • Telecom
  • Datacom
  • PC Motherboards/Workstations
  • Critical Path Delay Designs Pin Name Pin Number Type Functional Description REF(1) 1 IN Input reference clock, 3.3V tolerant input CLK2(2) 2 Out Output clock CLK1(2) 3 Out Output clock GND 4 Ground Ground CLK3(2) 5 Out Output clock VDD 6 PWR 2.5V Supply CLK4(2) 7 Out Output clock CLKOUT (2) 8 Out Output clock, internal feedback on this pin NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT23S05T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE Symbol Parameter Min. Max. Unit VDD Supply Voltage 2.3 2.7 V TA Operating Temperature (Ambient Temperature) Commercial 0 +70 °C Industrial –40 +85 CL Load Capacitance 10MHz - 133MHz — 15 pF CIN Input Capacitance — 7 pF OPERATING CONDITIONS DC ELECTRICAL CHARACTERISTICS Symbol Parameter Conditions Min. Max. Unit VIL Input LOW Voltage Level — 0.7 V VIH Input HIGH Voltage Level 1.7 — V IIL Input LOW Current V IN = 0V — 50 µA IIH Input HIGH Current V IN = VDD — 100 µA VOL Output LOW Voltage Standard Drive, IOL = 8mA — 0.3 V VOH Output HIGH Voltage Standard Drive, I OH = -8mA 2 — V IDD_PD Power Down Current REF = 0MHz Commercial — 12 µA Industrial — 25 IDD Supply Current Unloaded Outputs at 66.66MHz — 32 mA SWITCHING CHARACTERISTICS (1,2) Symbol Parameter Conditions Min. Typ. Max. Unit t1 Output Frequency 15pF Load 10 — 133 MHz Duty Cycle = t 2 ÷ t1 Measured at VDD/2, FOUT = 66.66MHz 40 50 60 % t3 Rise Time Measured between 0.7V and 1.7V — — 2.5 ns t4 Fall Time Measured between 0.7V and 1.7V — — 2.5 ns t5 Output to Output Skew All outputs equally loaded — — 250 ps t6 Delay, REF Rising Edge to CLKOUT Rising Edge Measured at VDD/2 — 0 ±350 ps t7 Device-to-Device Skew Measured at V DD/2 on the CLKOUT pins of devices — 0 700 ps tJ Cycle-to-Cycle Jitter, pk - pk Measured at 66.66MHz, loaded outputs — — 200 ps tLOCK PLL Lock Time Stable power supply, valid clock presented on REF pin — — 1 ms NOTES: 1. REF Input has a threshold voltage of V DD/2. 2. All parameters specified with loaded outputs.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT23S05T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE ZERO DELAY AND SKEW CONTROL All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for th e PLL, its relative loading can affect and adjust the input/output delay. For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive load equal to that on the other outputs in order to obtain true zero I/O Delay. For zero output-to-output skew, all outputs mu st be loaded equally. SPREAD SPECTRUM COMPATIBLE Many systems being designed now use a technology called Spread Spectrum Frequency Timing Generation. This product is designed not to filter off the Spread Spectrum feature of the reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature through, the result is a significant amount of tracking skew, which may cause problems in systems requiring synchronization.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT23S05T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE VDD OUTPUTS VDD GND GND 0.1 F 0.1 F CLOAD CLKOUT Test Circuit for All Parameters TEST CIRCUIT Output VDD/2 VDD/2 Output REF VDD/2 Output CLKOUT Device 1 CLKOUT Device 2 VDD/2 VDD/2 VDD/2 VDD/2VDD/2 VDD/2 1.7V0.7V t3 t4 0.7V 2.5V 1.7VOutput All Outputs Rise/Fall Time Input to Output Propagation Delay Device to Device Skew Output to Output SkewDuty Cycle Timing SWITCHING WAVEFORMS

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT23S05T 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

ORDERING INFORMATION

Package ProcessDevice Type 23S05T-1 DC DCG Blank I 2.5V Zero Delay Clock Buffer, Spread Spectrum Compatible Small Outline SOIC - Green Commercial (0oC to +70oC) Industrial (-40oC to +85oC) CORPORATE HEADQUARTERS for SALES: for Tech Support: 6024 Silver Creek Valley Road 800-345-7015 or 408-284-8200 clockhelp@idt.com San Jose, CA 95138 fax: 408-284-2775 www.idt.com Part / Order Number Shipping Packaging Package Temperature 23S05T-1DCG Tubes 8-pin SOIC 0° to +70° C 23S05T-1DCG8 Tape and Reel 8-pin SOIC 0° to +70° C 23S05T-1DCGI Tubes 8-pin SOIC -40° to +85°C 23S05T-1DCGI8 Tape and Reel 8-pin SOIC -40° to +85°C