1516 DATADELAY | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 3

Technical content

Doc #97029 DATA DELAY DEVICES, INC. 2/7/97 3 Mt. Prospect Ave. Clifton, NJ 07013 5-TAP DIP/SMD DELAY LINE TD/TR = 3 (SERIES 1516)

FEATURES

5 taps of equal delay increment Delays to 200ns Low profile Epoxy encapsulated Meets or exceeds MIL-D-23859C FUNCTIONAL DESCRIPTION The 1516-series device is a fixed, single-input, five- output, passive delay line. The signal input (IN) is reproduced at the outputs (T1-T5) in equal increments. The delay from IN to T5 (TD) and the characteristic impedance of the line (Z) are determined by the dash number. The rise time (TR) of the line is 30% of TD, and the 3dB bandwidth is given by 1.05 / TD. The device is available in a 8-pin DIP (1516) or a 8-pin SMD (1516S), and a wide range of pinouts may be specified. Part numbers are constructed according to the scheme shown at right. For example, 1516C-101-500B is a 290 mil DIP, 100ns, 50Ω delay line with pinout code B. Similarly, 1516SB-151-501 is a 240 mil SMD, 150ns, 500Ω delay line with standard pinout. SERIES SPECIFICATIONS Dielectric breakdown:

50 Vdc

Distortion @ output: 10% max. Operating temperature: -55°C to +125°C Storage temperature: -55°C to +125°C Temperature coefficient:

100 PPM/°C

1,8 A 5,8 B C 1,8 D 5,8 MOUNTING HEIGHT CODES CODE HEIGHT (MAX) DIP SMD A 0.187 Yes No B 0.240 Yes Yes C 0.290 Yes Yes Note: Codes A and B are not available for all values of TD Contact technical staff for details data delay devices, inc. IN Signal Input T1-T5 Tap Outputs GND Ground Note: Standard pinout shown Other pinouts available GND IN GND DELAY TIME Expressed in nanoseconds (ns) First two digits are significant figures Last digit specifies # of zeros to follow IMPEDANCE Expressed in nanoseconds (ns) First two digits are significant figures Last digit specifies # of zeros to follow PINOUT CODE See Table Omit for STD pinout MOUNTING HEIGHT CODE See Table PART NUMBER CONSTRUCTION 1516(S)m - xxx - zzz p DELAY SPECIFICATIONS TD TI TR ATTENUATION (%) TYPICAL (ns) (ns) (ns) Z=50Ω Ω Z=100Ω Ω Z=200Ω Ω Z=300Ω Ω Z=500Ω Ω 1.0 3.0 N/A N/A N/A N/A 2.0 4.0 N/A N/A 3.0 5.0 N/A N/A 4.0 6.0 N/A 5.0 7.0 6.0 10.0 8.0 13.0 10.0 15.0 12.0 20.0 15.0 25.0 16.0 26.0 100 20.0 30.0 110 22.0 32.0 125 25.0 40.0 150 30.0 50.0 N/A 180 36.0 60.0 N/A 200 50.0 70.0 N/A Notes: TI represents nominal tap-to-tap delay increment Tolerance on TD = ±±5% or ±±2ns, whichever is greater Tolerance on TI = ±±5% or ±±1ns, whichever is greater “N/A” indicates that delay is not available at this Z 1997 Data Delay Devices

Doc #97029 DATA DELAY DEVICES, INC. 2/7/97 Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com FUNCTIONAL DIAGRAM GND IN GND PACKAGE DIMENSIONS 1516-xx (DIP) See Table .500 MAX. .015 TYP. .070 MAX. .018 TYP. .300±.010

3 Equal spaces

each .100±.010 Non-Accumulative .280 MAX. .350 MAX. .010±.002 Lead Material: Nickel-Iron alloy 42 TIN PLATE 1516S-xx (Gull-Wing) See Table .520 MAX. .430 TYP. .020 TYP. .040 TYP. .100 .110 .300 .270 TYP. .010 TYP. .050 TYP.

Doc #97029 DATA DELAY DEVICES, INC. 2/7/97 3 Mt. Prospect Ave. Clifton, NJ 07013 PASSIVE DELAY LINE TEST SPECIFICATIONS TEST CONDITIONS INPUT: OUTPUT: Ambient Temperature: 25oC ± 3oC Rload: 10MΩ Input Pulse: High = 3.0V typical Cload: 10pf Low = 0.0V typical Threshold: 50% (Rising & Falling) Source Impedance: 50Ω Max. Rise/Fall Time: 3.0 ns Max. (measured at 10% and 90% levels) Pulse Width (TD <= 75ns): PWIN = 100ns Period (TD <= 75ns): PERIN = 1000ns Pulse Width (TD > 75ns): PWIN = 2 x TD Period (TD > 75ns): PERIN = 10 x TD NOTE: The above conditions are for test only and do not in any way restrict the operation of the device. Timing Diagram For Testing TRISE TFALL PERIN PWIN TRISE TFALL 10% 10% 50% 50% 90% 90% 50% 50% VIH VIL VOH VOL INPUT SIGNAL OUTPUT SIGNAL TRISE TFALL 10% 10% 90% 90% IN OUT TRIG IN TRIG Test Setup DEVICE UNDER TEST (DUT) OSCILLOSCOPE PULSE GENERATOR 50 Ω ROUT RIN RIN = ROUT = ZLINE