100E016 SEMTECH_ELEC | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 9
Technical content
/G48/G49/G47/G48/G2D/G50/G45/G52/G46._/G4F/G52/G4D/G41/G4E/G43/G45/G20/G50/G52/G4F/G44/G55/G43/G54/G53 /G31 /G77/G77/G77/G2E/G73/G65/G6D/G74/G65/G63/G68/G2E/G63/G6F/G6D/G52/G65/G76/G69/G73/G69/G6F/G6E/G20/G31/G2F/G46._/G65/G62/G72/G75/G61/G72/G79/G20/G31/G33/G2C/G20/G32/G30/G30/G31 /G53/G4B/G31/G30/G2F/G31/G30/G30/G45/G30/G31/G36 /G38/G2D/G42/G69/G74/G20/G53/G79/G6E/G63/G68/G72/G6F/G6E/G6F/G75/G73 /G42/G69/G6E/G61/G72/G79/G20/G55/G70/G20/G43/G6F/G75/G6E/G74/G65/G72 /G44/G65/G73/G63/G72/G69/G70/G74/G69/G6F/G6E/G46._/G65/G61/G74/G75/G72/G65/G73 /G46._/G75/G6E/G63/G74/G69/G6F/G6E/G61/G6C/G20/G42/G6C/G6F/G63/G6B/G20/G44/G69/G61/G67/G72/G61/G6D The SK10/100E016 is a high-speed synchronous, presettable, cascadable 8-bit binary counter. The counter features internal feedback of TC*, gated by the TCLD (terminal count load) pin. When TCLD is LOW (or left open, in which case it is pulled LOW by the internal pull-downs), the TC* feedback is disabled, and counting proceeds continuously, with TC* going LOW to indicate an all-one state. When TCLD is HIGH, the TC* feedback causes the counter to automatically reload upon TC* = LOW, thus functioning as a programmable counter. The Qn outputs do not need to be terminated for the count function to operate properly. To minimize noise and power, unused Q outputs should be left unterminated.
- 700 MHz Min Count Frequency 1000 ps CLK to Q, TC* Internal TC* Feedback (Gated) 8-Bit Fully Synchronous Counting and TC* Generation Asynchronous Master Reset Internal 75 k Ω Input Pulldown Resistors Extended 100E V EE Range of –4.2V to –5.46V Fully Compatible with MC10/100E016 Available in 28-Pin PLCC Package ESD Protection of >4000V CE* Q0* BIT 1BIT 0 BIT 7 CE* Q0* Q1* Q4* Q5* Q6* Q2* Q3*P1 P7 Q0 Q1 Q7 TC* PE TCLD CE* PO MR CLK MASTER SLAVE QOM* QOM BITS 2-6 Note that this diagram is provided for understanding of logic operation only. It should not be used for propagation delays as many gate functions are achieved internally without incurring a full gate delay. /G38/G20/G42/G69/G74/G20/G42/G69/G6E/G61/G72/G79/G20/G43/G6F/G75/G6E/G74/G65/G72/G20/G2D/G20/G4C/G6F/G67/G69/G63/G20/G43/G6F/G75/G6E/G74/G65/G72
/G32 /G77/G77/G77/G2E/G73/G65/G6D/G74/G65/G63/G68/G2E/G63/G6F/G6D /G48/G49/G47/G48/G2D/G50/G45/G52/G46._/G4F/G52/G4D/G41/G4E/G43/G45/G20/G50/G52/G4F/G44/G55/G43/G54/G53 /G53/G4B/G31/G30/G2F/G31/G30/G30/G45/G30/G31/G36 /G52/G65/G76/G69/G73/G69/G6F/G6E/G20/G31/G2F/G46._/G65/G62/G72/G75/G61/G72/G79/G20/G31/G33/G2C/G20/G32/G30/G30/G31 /G50/G49/G4E/G20/G44/G65/G73/G63/G72/G69/G70/G74/G69/G6F/G6E /G6E/G69/G50/G6E /G6F/G69/G74/G63/G6E/G75/G46._ /G37/G50/G2D/G30/G50/G73 /G74/G75/G70/G6E/G49/G29/G74/G65/G73/G65/G72/G50/G28/G61/G74/G61/G44/G6C/G65/G6C/G6C/G61/G72/G61/G50 /G37/G51/G2D/G30/G51/G73 /G74/G75/G70/G74/G75/G4F/G61/G74/G61/G44 /G2A/G45/G43/G74 /G75/G70/G6E/G49/G6C/G6F/G72/G74/G6E/G6F/G43/G65/G6C/G62/G61/G6E/G45/G74/G6E/G75/G6F/G43 /G2A/G45/G50/G74 /G75/G70/G6E/G49/G6C/G6F/G72/G74/G6E/G6F/G43/G65/G6C/G62/G61/G6E/G45/G64/G61/G6F/G4C/G6C/G65/G6C/G6C/G61/G72/G61/G50 /G52/G4D/G74 /G65/G73/G65/G52/G72/G65/G74/G73/G61/G4D /G4B/G4C/G43/G6B /G63/G6F/G6C/G43 /G2A/G43/G54/G74 /G75/G70/G74/G75/G4F/G74/G6E/G75/G6F/G43/G6C/G61/G6E/G69/G6D/G72/G65/G54 /G44/G4C/G43/G54/G74 /G75/G70/G6E/G49/G6C/G6F/G72/G74/G6E/G6F/G43/G64/G61/G6F/G4C/G2D/G43/G54 /G2A/G45/G43/G2A/G45/G50/G44/G4C/G43/G54/G52/G4D/G4B/G4C/G43/G6E /G6F/G69/G74/G63/G6E/G75/G46._ /G58/G4C /G58 /G4C/G5A /G50 /G28/G6C/G65/G6C/G6C/G61/G72/G61/G50/G64/G61/G6F/G4C /G6E /G51/G6F/G74/G6E/G29 /G4C/G48 /G4C /G4C/G5A /G74 /G6E/G75/G6F/G43/G73/G75/G6F/G75/G6E/G69/G74/G6E/G6F/G43 /G4C/G48 /G48 /G4C/G5A /G57 /G4F/G4C/G3D/G2A/G43/G54/G6E/G6F/G6C/G65/G6C/G6C/G61/G72/G61/G50/G64/G61/G6F/G4C/G3B/G74/G6E/G75/G6F/G43 /G48/G48 /G58 /G4C/G5A /G64 /G6C/G6F/G48 /G58/G58 /G58 /G4C /G5A/G5A /G2C/G64/G6E/G6F/G70/G73/G65/G52/G73/G72/G65/G74/G73/G61/G4D /G64/G6C/G6F/G48/G73/G65/G76/G61/G6C/G53 /G58/G58 /G58 /G48/G58 /G2C/G57/G4F/G4C/G3D/G3A/G6E/G51/G28/G74/G65/G73/G65/G52 /G29/G48/G47/G49/G48/G3D/G3A/G2A/G43/G54 Pin Names Function Table VCC VCCO MR CLK TCLD VEE NC VCCO PE* CE* VCCO TC* 25 24 23 22 21 20 19 56 789 1 0 1 1
28 Lead PLCC
(Top View) Pinout
/G33 /G77/G77/G77/G2E/G73/G65/G6D/G74/G65/G63/G68/G2E/G63/G6F/G6D /G48/G49/G47/G48/G2D/G50/G45/G52/G46._/G4F/G52/G4D/G41/G4E/G43/G45/G20/G50/G52/G4F/G44/G55/G43/G54/G53 /G53/G4B/G31/G30/G2F/G31/G30/G30/G45/G30/G31/G36 /G52/G65/G76/G69/G73/G69/G6F/G6E/G20/G31/G2F/G46._/G65/G62/G72/G75/G61/G72/G79/G20/G31/G33/G2C/G20/G32/G30/G30/G31 /G6E/G6F/G69/G74/G63/G6E/G75/G46._/G2A /G45/G50/G2A/G45/G43/G52/G4D/G44/G4C/G43/G54/G4B/G4C/G43/G34 /G50/G2D/G37/G50/G33/G50/G32/G50/G31/G50/G30/G50/G34/G51/G2D/G37/G51/G33/G51/G32/G51/G31/G51/G30/G51/G43/G54 /G64/G61/G6F/G4C /G4C/G58/G4C/G58/G5A/G48/G48/G48/G4C/G4C/G48/G48/G48/G4C/G4C/G48 /G74/G6E/G75/G6F/G43 /G48/G4C/G4C/G4C/G5A/G58/G58/G58/G58/G58/G48/G48/G48/G4C/G48/G48 /G48/G4C/G4C/G4C/G5A/G58/G58/G58/G58/G58/G48/G48/G48/G48/G4C/G48 /G48/G4C/G4C/G4C/G5A/G58/G58/G58/G58/G58/G48 /G48/G48/G48/G48/G4C /G48/G4C/G4C/G4C/G5A/G48/G48/G48/G4C/G4C/G48/G48/G48/G4C/G4C/G48 /G64/G61/G6F/G4C /G4C/G58/G4C/G58/G5A/G48/G48/G48/G4C/G4C/G48/G48/G48/G4C/G4C/G48 /G64/G6C/G6F/G48 /G48/G48/G4C/G58/G5A/G58/G58/G58/G58/G58/G48/G48/G48/G4C/G4C/G48 /G48/G48/G4C/G58/G5A/G58/G58/G58/G58/G58/G48/G48/G48/G4C/G4C/G48 /G6E/G4F/G64/G61/G6F/G4C /G48/G4C/G4C/G48/G5A/G48/G4C/G48/G48/G4C/G48/G48/G48/G4C/G48/G48 /G6C/G61/G6E/G69/G6D/G72/G65/G54/G48/G4C/G4C/G48/G5A/G48/G4C/G48/G48/G4C/G48/G48/G48/G48/G4C/G48 /G74/G6E/G75/G6F/G43 /G48/G4C/G4C/G48/G5A/G48/G4C/G48/G48/G4C/G48/G48/G48/G48/G48/G4C /G48/G4C/G4C/G48/G5A/G48/G4C/G48/G48/G4C/G48/G4C/G48/G48/G4C/G48 /G48/G4C/G4C/G48/G5A/G48/G4C/G48/G48/G4C/G48/G4C/G48/G48/G48/G48 /G48/G4C/G4C/G48/G5A/G48/G4C/G48/G48/G4C/G48/G48/G4C/G4C/G4C/G48 /G74/G65/G73/G65/G52 /G58/G58/G48/G58/G58/G58/G58/G58/G58/G58/G4C /G4C/G4C/G4C/G4C/G47 Function Table Cascading Multiple E016 Devices For applications which call for larger than 8-bit counters, multiple E016s can be tied together to achieve very wide bit width counters. The active low terminal count (TC*) output and count enable input (CE*) greatly facilitate the cascading of E016 devices. Two E016s can be cascaded without the need for external gating; however, for counters wider than 16 bits, external OR gates are necessary for cascade implementations. Figure 3 below illustrates the cascading of 4 E016s to build a 32-bit high frequency counter. Note that the E101 gates are used to OR the terminal count outputs of the lower order E016s to control the counting operation of the higher order bits. When the terminal count of the preceding device (or devices) goes low (the counter reaches an all 1s state), the more significant E016 is set in its count mode and will count one binary digit upon the next positive clock transition. In addition, the preceding devices will also count one bit, sending their terminal count outputs back to a high state, disabling the count operation of the more significant counters, and placing them back into hold modes. Therefore, for an E016 in the chain to count, all of the lower order terminal count outputs must be in the low state. The bit width of the counter can be increased or decreased by simply adding or subtracting E016 devices from Figure 3 and maintaining the logic pattern illustrated in the same figure. The maximum frequency of operation for the cascaded counter chain is set by the propagation delay of the TC* output, the necessary setup time of the CE* input, and the propagation delay through the OR gate controlling it (for 16-bit counters the limitation is only the TC* propagation delay and the CE* setup time). Figure 3 shows EL01 gates used to control the count enable inputs; however, if the frequency of operation is lower, a lower ECL OR gate can be used. Using the worst case guarantees for these parameters, the maximum count frequency for a greater than 16-bit counter is 500 MHz, and for a 16-bit counter is 625 MHz. Note that this assumes the trace delay between the TC* outputs and the CE* inputs are negligible. If this is not the case, estimates of these delays need to be added to the calculations. /G41/G70/G70/G6C/G69/G63/G61/G74/G69/G6F/G6E/G20/G49/G6E/G66/G6F/G72/G6D/G61/G74/G69/G6F/G6E
Figure 6. 32-Bit Cascaded E016 Programmable Divider
/G37 /G77/G77/G77/G2E/G73/G65/G6D/G74/G65/G63/G68/G2E/G63/G6F/G6D /G48/G49/G47/G48/G2D/G50/G45/G52/G46._/G4F/G52/G4D/G41/G4E/G43/G45/G20/G50/G52/G4F/G44/G55/G43/G54/G53 /G53/G4B/G31/G30/G2F/G31/G30/G30/G45/G30/G31/G36 /G52/G65/G76/G69/G73/G69/G6F/G6E/G20/G31/G2F/G46._/G65/G62/G72/G75/G61/G72/G79/G20/G31/G33/G2C/G20/G32/G30/G30/G31 /G50/G61/G63/G6B/G61/G67/G65/G20/G49/G6E/G66/G6F/G72/G6D/G61/G74/G69/G6F/G6E /G50/G49/G4E/G20/G44/G65/G73/G63/G72/G69/G70/G74/G69/G6F/G6E/G73 MILLIMETERSINCHESNOTES: 1. Datums -L-, -M-, and -N- determined where top of lead shoulder exits plastic body at mold parting line. 2. DIM G1, true position to be measured at Datum -T-, Seating Plane. 3. DIM R and U do not include mold flash. Allowable mold flash is 0.010 (0.250) per side. 4. Dimensioning and tolerancing per ANSI Y14.5M, 1982. 5. Controlling Dimension: Inch. 6. The package top may be smaller than the package bottom by up to 0.012 (0.300). Dimensions R and U are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body. 7. Dimension H does not include Dambar protrusion or intrusion. The Dambar protrusion(s) shall not cause the H dimension to be greater than 0.037 (0.940). The Dambar intrusion(s) shall not cause the H dimension to be smaller than 0.025 (0.635). –L– –M– –N– 28 1 V W Y BRK D D Z X U B 0.007 (0.180) T L - M NS S 0.007 (0.180) T L - M NM S S 0.010 (0.250) T L - M NS S M S Z 0.007 (0.180) T L – M NS S 0.007 (0.180) T L – M NM S S J A R EE C G 0.004 (0.100) –T– SEATING PLANE VIEW S0.010 (0.250) T L – M NS S M S K H F 0.007 (0.180) T L – M NM S 0.007(0.180) T L – M NM SS S /G4D/G49/G44/G4E /G49/G4D/G58 /G41/G4D/G4E /G49/G4D/G58 /G41/G4D /G41/G35 /G38/G34/G2E/G30/G35 /G39/G34/G2E/G30/G32 /G33/G2E/G32/G31/G37 /G35/G2E/G32/G31 /G42/G35 /G38/G34/G2E/G30/G35 /G39/G34/G2E/G30/G32 /G33/G2E/G32/G31/G37 /G35/G2E/G32/G31 /G43/G35 /G36/G31/G2E/G30/G30 /G38/G31/G2E/G30/G30 /G32/G2E/G34/G37 /G35/G2E/G34 /G45/G30 /G39/G30/G2E/G30/G30 /G31/G31/G2E/G30/G39 /G32/G2E/G32/G39 /G37/G2E/G32 /G46._/G33/G31/G30/G2E/G30/G39 /G31/G30/G2E/G30/G33 /G33/G2E/G30/G38 /G34/G2E/G30 /G47/G30 /G35/G30/G2E/G30/G43/G53/G42/G37 /G32/G2E/G31/G43/G53/G42 /G48/G36 /G32/G30/G2E/G30/G32 /G33/G30/G2E/G30/G36 /G36/G2E/G30/G31 /G38/G2E/G30 /G4A/G30 /G32/G30/G2E/G30/G2D /G2D/G31 /G35/G2E/G30/G2D /G2D /G4B/G35 /G32/G30/G2E/G30/G2D /G2D/G34 /G36/G2E/G30/G2D /G2D /G52/G30 /G35/G34/G2E/G30/G36 /G35/G34/G2E/G30/G33 /G34/G2E/G31/G31/G38 /G35/G2E/G31/G31 /G55/G30 /G35/G34/G2E/G30/G36 /G35/G34/G2E/G30/G33 /G34/G2E/G31/G31/G38 /G35/G2E/G31/G31 /G56/G32 /G34/G30/G2E/G30/G38 /G34/G30/G2E/G30/G37 /G30/G2E/G31/G31 /G32/G2E/G31 /G57/G32 /G34/G30/G2E/G30/G38 /G34/G30/G2E/G30/G37 /G30/G2E/G31/G31 /G32/G2E/G31 /G58/G32 /G34/G30/G2E/G30/G36 /G35/G30/G2E/G30/G37 /G30/G2E/G31/G32 /G34/G2E/G31 /G59/G2D /G2D/G30 /G32/G30/G2E/G30/G2D /G2D/G30 /G35/G2E/G30 /G5A/G32 /G6F /G30/G31/G6F /G32/G6F /G30/G31/G6F /G31/G47/G30 /G31/G34/G2E/G30/G30 /G33/G34/G2E/G30/G32 /G34/G2E/G30/G31/G32 /G39/G2E/G30/G31 /G31/G4B/G30 /G34/G30/G2E/G30/G2D /G2D/G32 /G30/G2E/G31/G2D /G2D
/G38 /G77/G77/G77/G2E/G73/G65/G6D/G74/G65/G63/G68/G2E/G63/G6F/G6D /G48/G49/G47/G48/G2D/G50/G45/G52/G46._/G4F/G52/G4D/G41/G4E/G43/G45/G20/G50/G52/G4F/G44/G55/G43/G54/G53 /G53/G4B/G31/G30/G2F/G31/G30/G30/G45/G30/G31/G36 /G52/G65/G76/G69/G73/G69/G6F/G6E/G20/G31/G2F/G46._/G65/G62/G72/G75/G61/G72/G79/G20/G31/G33/G2C/G20/G32/G30/G30/G31 /G44/G43/G20/G43/G68/G61/G72/G61/G63/G74/G65/G72/G69/G73/G74/G69/G63/G73 /G6C/G6F/G62/G6D/G79/G53/G63 /G69/G74/G73/G69/G72/G65/G74/G63/G61/G72/G61/G68/G43/G6E /G69/G4D/G70/G79/G54/G78/G61/G4D/G6E /G69/G4D/G70/G79/G54/G78/G61/G4D/G6E /G69/G4D/G70/G79/G54/G78/G61/G4D/G6E /G69/G4D/G70/G79/G54/G78 /G61/G4D/G74 /G69/G6E/G55 /G49/G48/G49 /G74/G6E/G65/G72/G72/G75/G43/G48/G47/G49/G48/G74/G75/G70/G6E/G49/G30 /G35/G31/G30 /G35/G31/G30 /G35/G31/G30 /G35/G31/G41/GB5 /G49/G45/G45 /G74/G6E/G65/G72/G72/G75/G43/G79/G6C/G70/G70/G75/G53/G72/G65/G77/G6F/G50 /G45/G30/G31 /G45/G30/G30/G31 /G31/G35/G31 /G31/G35/G31 /G34/G37/G31 /G35/G38/G31 /G31/G35/G31 /G31/G35/G31 /G34/G37/G31 /G35/G38/G31 /G31/G35/G31 /G31/G35/G31 /G34/G37/G31 /G35/G38/G31 /G31/G35/G31 /G31/G35/G31 /G34/G37/G31 /G35/G38/G31 /G41/G6D /G41/G6D SK10/100E016 DC Electrical Characteristics (Notes 1, 2) /G6C/G6F/G62/G6D/G79/G53/G63 /G69/G74/G73/G69/G72/G65/G74/G63/G61/G72/G61/G68/G43/G6E /G69/G4D/G70/G79/G54/G78/G61/G4D/G6E /G69/G4D/G70/G79/G54/G78/G61/G4D/G6E /G69/G4D/G70/G79/G54/G78 /G61/G4D/G6E /G69/G4D/G70/G79/G54/G78 /G61/G4D/G74 /G69/G6E/G55 /G66 /G54/G4E/G55/G4F/G43 /G79/G63/G6E/G65/G75/G71/G65/G72/G46._/G74/G6E/G75/G6F/G43/G6D/G75/G6D/G69/G78/G61/G4D/G30 /G30/G37/G30/G30/G39/G30 /G30/G37/G30/G30/G39/G30 /G30/G37/G30/G30/G39/G30 /G30/G37/G30/G30/G39/G7A /G48/G4D /G74/G48/G4C/G50 /G74/G4C/G48/G50 /G74/G75/G70/G74/G75/G4F/G6F/G74/G79/G61/G6C/G65/G44/G6E/G6F/G69/G74/G61/G67/G61/G70/G6F/G72/G50 /G51/G6F/G74/G4B/G4C/G43 /G51/G6F/G74/G52/G4D /G2A/G43/G54/G6F/G74/G4B/G4C/G43 /G2A/G43/G54/G6F/G74/G52/G4D /G36/G32/G37 /G36/G36/G36 /G33/G34/G37 /G36/G35/G36 /G35/G35/G38 /G35/G37/G37 /G35/G37/G37 /G38/G33/G37 /G38/G34/G39 /G36/G37/G38 /G36/G32/G39 /G30/G32/G38 /G36/G32/G37 /G36/G36/G36 /G33/G34/G37 /G36/G35/G36 /G35/G35/G38 /G35/G37/G37 /G35/G37/G37 /G38/G33/G37 /G38/G34/G39 /G36/G37/G38 /G36/G32/G39 /G30/G32/G38 /G36/G32/G37 /G36/G36/G36 /G33/G34/G37 /G36/G35/G36 /G35/G35/G38 /G35/G37/G37 /G35/G37/G37 /G38/G33/G37 /G38/G34/G39 /G36/G37/G38 /G36/G32/G39 /G30/G32/G38 /G36/G32/G37 /G36/G36/G36 /G33/G34/G37 /G36/G35/G36 /G35/G35/G38 /G35/G37/G37 /G35/G37/G37 /G38/G33/G37 /G38/G34/G39 /G36/G37/G38 /G36/G32/G39 /G30/G32/G38 /G73/G70 /G73/G70 /G73/G70 /G73/G70 /G74/G73 /G65/G6D/G69/G54/G70/G75/G74/G65/G53 /G6E/G50 /G2A/G45/G43 /G2A/G45/G50 /G44/G4C/G43/G54 /G30/G35/G31 /G30/G30/G36 /G30/G30/G36 /G30/G30/G35 /G30/G33/G2D /G30/G30/G34 /G30/G30/G34 /G30/G30/G33 /G30/G35/G31 /G30/G30/G36 /G30/G30/G36 /G30/G30/G35 /G30/G33/G2D /G30/G30/G34 /G30/G30/G34 /G30/G30/G33 /G30/G35/G31 /G30/G30/G36 /G30/G30/G36 /G30/G30/G35 /G30/G33/G2D /G30/G30/G34 /G30/G30/G34 /G30/G30/G33 /G30/G35/G31 /G30/G30/G36 /G30/G30/G36 /G30/G30/G35 /G30/G33/G2D /G30/G30/G34 /G30/G30/G34 /G30/G30/G33 /G73/G70 /G73/G70 /G73/G70 /G73/G70 /G74/G68 /G65/G6D/G69/G54/G64/G6C/G6F/G48 /G6E/G50 /G2A/G45/G43 /G2A/G45/G50 /G44/G4C/G43/G54 /G30/G35/G33 /G30 /G30 /G30/G30/G31 /G30/G30/G31 /G30/G30/G34/G2D /G30/G30/G34/G2D /G30/G30/G33/G2D /G30/G35/G33 /G30 /G30 /G30/G30/G31 /G30/G30/G31 /G30/G30/G34/G2D /G30/G30/G34/G2D /G30/G30/G33/G2D /G30/G35/G33 /G30 /G30 /G30/G30/G31 /G30/G30/G31 /G30/G30/G34/G2D /G30/G30/G34/G2D /G30/G30/G33/G2D /G30/G35/G33 /G30 /G30 /G30/G30/G31 /G30/G30/G31 /G30/G30/G34/G2D /G30/G30/G34/G2D /G30/G30/G33/G2D /G73/G70 /G73/G70 /G73/G70 /G73/G70 /G74 /G52/G52 /G65/G6D/G69/G54/G79/G72/G65/G76/G6F/G63/G65/G52/G74/G65/G73/G65/G52/G30 /G30/G39/G30/G30/G37/G30 /G30/G39/G30/G30/G37/G30 /G30/G39/G30/G30/G37/G30 /G30/G39/G30/G30/G37/G73 /G70 /G74/G57/G50 /G68/G74/G64/G69/G57/G65/G73/G6C/G75/G50/G6D/G75/G6D/G69/G6E/G69/G4D /G52/G4D/G2C/G4B/G4C/G43/G30 /G30/G34/G30 /G30/G34/G30 /G30/G34/G30 /G30/G34/G73 /G70 /G74/G72/G74/G2C/G66 /G29/G25/G30/G38/G2D/G30/G32/G28/G73/G65/G6D/G69/G54/G6C/G6C/G61/G46._/G2F/G65/G73/G69/G52/G31 /G33/G32/G36/G30/G33/G39/G35/G35/G31/G33/G32/G36/G30/G33/G39/G35/G35/G35/G33/G32/G38/G31/G33/G36 /G32/G35/G34/G34/G32/G30/G33/G33/G30/G36/G34/G73/G70 (VCC – VEE = 4.2V to 5.5V;VCC = VCCO; VOUT Loaded 50ΩΩΩΩΩ to VCC – 2.0V) TA = 0oC TA = +25 oC TA = +85 oCTA = –40oC TA = 0oC TA = +25 oC TA = +85 oCTA = –40oC Notes: 1. 10E circuits are designed to meet the DC specifications shown in the table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained. 2. The same DC parameter values apply across the full VEE range of –4.2 to –5.5V . 100E circuits are designed to meet the DC specifications shown in the table where transverse airflow greater than 500 lfpm is maintained. 3. For standard ECL DC specifications, refer to the ECL Logic Family Standard DC Specifications Data Sheet. 4. For part ordering descriptions, see HPP Part Ordering Information Data Sheet. /G41/G43/G20/G43/G68/G61/G72/G61/G63/G74/G65/G72/G69/G73/G74/G69/G63/G73 SK10/100E016 AC Electrical Characteristics (VCC – VEE = 4.2V to 5.5V;VCC = VCCO; VOUT Loaded 50ΩΩΩΩΩ to VCC – 2.0V)
/G39 /G77/G77/G77/G2E/G73/G65/G6D/G74/G65/G63/G68/G2E/G63/G6F/G6D /G48/G49/G47/G48/G2D/G50/G45/G52/G46._/G4F/G52/G4D/G41/G4E/G43/G45/G20/G50/G52/G4F/G44/G55/G43/G54/G53 /G53/G4B/G31/G30/G2F/G31/G30/G30/G45/G30/G31/G36 /G52/G65/G76/G69/G73/G69/G6F/G6E/G20/G31/G2F/G46._/G65/G62/G72/G75/G61/G72/G79/G20/G31/G33/G2C/G20/G32/G30/G30/G31 /G4F/G72/G64/G65/G72/G69/G6E/G67/G20/G49/G6E/G66/G6F/G72/G6D/G61/G74/G69/G6F/G6E /G65/G64/G6F/G43/G67/G6E/G69/G72/G65/G64/G72/G4F/G44 /G49/G65/G67/G61/G6B/G63/G61/G50/G65 /G67/G6E/G61/G52/G65/G72/G75/G74/G61/G72/G65/G70/G6D/G65/G54 /G4A/G50/G36/G31/G30/G45/G30/G31/G4B/G53/G43 /G43/G4C/G50/G2D/G38/G32/G6C /G61/G69/G72/G74/G73/G75/G64/G6E/G49 /G54/G4A/G50/G36/G31/G30/G45/G30/G31/G4B/G53/G43 /G43/G4C/G50/G2D/G38/G32/G6C /G61/G69/G72/G74/G73/G75/G64/G6E/G49 /G4A/G50/G36/G31/G30/G45/G30/G30/G31/G4B/G53/G43 /G43/G4C/G50/G2D/G38/G32/G6C /G61/G69/G72/G74/G73/G75/G64/G6E/G49 /G54/G4A/G50/G36/G31/G30/G45/G30/G30/G31/G4B/G53/G43 /G43/G4C/G50/G2D/G38/G32/G6C /G61/G69/G72/G74/G73/G75/G64/G6E/G49 Division Headquarters
10021 Willow Creek Road
San Diego, CA 92131 Phone: (858) 695-1808 FAX: (858) 695-2633 Marketing Group
1111 Comstock Street
Santa Clara, CA 95054 Phone: (408) 566-8776 FAX: (408) 727-8994 Semtech Corporation High-Performance Products Division /G43/G6F/G6E/G74/G61/G63/G74/G20/G49/G6E/G66/G6F/G72/G6D/G61/G74/G69/G6F/G6E