DATASHEET SEARCH SITE

Document overview

  • Manufacturer or author: Provided By www.digicamel.com(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 12

Technical content

Bat_Power_GOOD SLG7NT4953 SLG7NT4953_DS_r012 Rev 0.12 Revised March 08, 2015 SLG7NT4953_GP_r001 Silego Technology, Inc. Preliminary FOR INTERNAL USE ONLY THIS DATASHEET IS FOR INTERNAL USE ONLY – DO NOT DISTRIBUTE OUTSIDE OF SILEGO AND INTEL.

Bat_Power_GOOD SLG7NT4953_DS_r012 SLG7NT4953_GP_r001 Revised March 08, 2015 Rev 0.12 Silego Technology, Inc. Preliminary General Description

Features

  • Low Power Consumption
  • Pb-Free / RoHS Compliant
  • Halogen-Free
  • STQFN-12 Package Output Summary
  • 3 Outputs — Push Pull 1X
  • 3 Outputs — Open Drain NMOS 1X Pin Configuration 4 5 6 12 11 STQFN-12 TOP VIEW VDD V3.3A_DSW_PWRGD VBAT_MON SUS_VR_PWRGD DDR_VCCIO_PWRGD PCH_PWROK GND ALL_SYS_PWRGD_PMIC SYS_PWROK VCCST_PWRGD RSMRST_PWRG D_N DPWROK Silego SLG7NT4953 is a low power and small form device. The SoC is housed in a 1.6 x 1.6 mm STQFN package which is optimal for using with small devices.

Bat_Power_GOOD SLG7NT4953_DS_r012 Preliminary Page 3 Block Diagram

Bat_Power_GOOD SLG7NT4953_DS_r012 Preliminary Page 4 Pin Configuration Pin # Pin Name Type Pin Description

1 VDD PWR Supply Voltage

2 V3.3A_DSW_PWRGD Digital Input Digital Input without Schmitt trigger

3 VBAT_MON Analog Input/Output Analog Input/Output

4 SUS_VR_PWRGD Digital Input Digital Input without Schmitt trigger

5 DDR_VCCIO_PWRGD Digital Input Digital Input without Schmitt trigger

6 PCH_PWROK Digital Output Open Drain NMOS 1X

7 GND GND Ground

8 ALL_SYS_PWRGD_PMIC Digital Output Push Pull 1X

9 SYS_PWROK Digital Output Open Drain NMOS 1X

10 VCCST_PWRGD Digital Output Open Drain NMOS 1X

11 RSMRST_PWRGD_N Digital Output Push Pull 1X

12 DPWROK Digital Output Push Pull 1X

Ordering Information

SLG7NT4953V V=STQFN-12 SLG7NT4953VTR STQFN-12 – Tape and Reel (3k units)

Bat_Power_GOOD SLG7NT4953_DS_r012 Preliminary Page 5 Absolute Maximum Conditions Parameter Min. Max. Unit VHIGH to GND -0.3 7 V Voltage at input pins -0.3 7 V Current at input pin -1.0 1.0 mA Storage temperature range -65 125 °C Junction temperature -- 150 °C ESD Protection (Human Body Model) 2000 -- V ESD Protection (Charged Device Model) 1000 -- V Moisture Sensitivity Level 1

Electrical Characteristics

(@ 25°C, unless otherwise stated) Symbol Parameter Condition/Note Min. Typ. Max. Unit VDD Supply Voltage 1.71 3.3 5.5 V TA Operating Temperature -40 25 85 °C IQ Quiescent Current Static inputs and outputs -- 75 -- µA VO Maximal Voltage Applied to any PIN in High-Impedance State -- -- VDD V IO Maximal Average or DC Current (note 1) Per Each Chip Side -- -- 90 mA VIH HIGH-Level Input Voltage Logic Input, at VDD=1.8V 1.10 -- VDD V Logic Input, at VDD=3.3V 1.78 -- VDD Logic Input, at VDD=5.0V 2.64 -- VDD VIL LOW-Level Input Voltage Logic Input, at VDD=1.8V -- -- 0.69 V Logic Input, at VDD=3.3V -- -- 1.21 Logic Input, at VDD=5.0V -- -- 1.84 IIH HIGH-Level Input Current Logic Input PINs; VIN = VDD -1.0 -- 1.0 µA IIL LOW-Level Input Current Logic Input PINs; VIN = 0V -1.0 -- 1.0 µA VOH HIGH-Level Output Voltage (note 1) Push Pull, IOH = 100uA, 1X Driver, at VDD=1.8 V 1.68 1.79 -- V Push Pull & PMOS OD, IOH = 3mA, 1X Driver, at VDD=3.3 V 2.71 3.09 -- Push Pull & PMOS OD, IOH = 5mA, 1X Driver, at VDD=5.0 V 4.15 4.73 -- VOL LOW-Level Output Voltage (note 1) Push Pull, IOL = 100uA, 1X Driver, at VDD=1.8 V -- 0.02 0.03 V Open Drain, IOL = 100uA, 1X Driver, at VDD=1.8 V -- 0.01 0.02 Push Pull, IOL = 3mA, 1X Driver, at VDD=3.3 V -- 0.18 0.28 Open Drain, IOL = 3mA, 1X Driver, at VDD=3.3 V -- 0.090 0.147

Bat_Power_GOOD SLG7NT4953_DS_r012 Preliminary Page 6 Push Pull, IOL = 5mA, 1X Driver, at VDD=5.0 V -- 0.23 0.33 Open Drain, IOL = 5mA, 1X Driver, at VDD=5.0 V -- 0.12 0.18 IOH HIGH-Level Output Current (note 1) Push Pull & PMOS OD, VOH = VDD-0.2, 1X Driver, at VDD=1.8 V 1.000 1.394 -- mA Push Pull & PMOS OD, VOH = 2.4 V, 1X Driver, at VDD=3.3 V 5.83 10.158 -- Push Pull & PMOS OD, VOH = 2.4 V, 1X Driver, at VDD=5.0 V 21.808 29.008 -- IOL LOW-Level Output Current (note 1) Push Pull, VOL =0.15V, 1X Driver, at VDD=1.8 V 0.76 1.339 -- mA Open Drain, VOL =0.15V, 1X Driver, at VDD=1.8 V 1.37 2.669 -- Push Pull, VOL =0.4V, 1X Driver, at VDD=3.3 V 4.06 6.44 -- Open Drain, VOL =0.4V, 1X Driver, at VDD=3.3 V 7.313 12.405 -- Push Pull, VOL =0.4V, 1X Driver, at VDD=5.0 V 6.01 9.73 -- Open Drain, VOL =0.4V, 1X Driver, at VDD=5.0 V 11.756 17.38 -- VACMP0 Analog Comparator Threshold Voltage ACMP0 threshold including input offset, reference voltage variation and hysteresis, at temperature 25°C. 897 -- 1000 mV VHYST Analog Comparator Hysteresis Voltage (note 1) ACMP 0 -- 50 -- mV TSU Start up Time From VDD rising past 1.35V -- 0.31 -- ms 1. Guaranteed by Design.

Bat_Power_GOOD SLG7NT4953_DS_r012 Preliminary Page 7 Functionality Waveforms Channel 1 (yellow/top line) – PIN#3 (VBAT_MON) D0 – PIN#2 (V3.3A_DSW_PWRGD) D1 – PIN#4 (SUS_VR_PWRGD) D2 – PIN#5 (DDR_VCCIO_PWRGD) D3 – PIN#12 (DPWROK) D4 – PIN#11 (RSMRST_PWRGD_N) D5 – PIN#8 (ALL_SYS_PWRGD_PMIC) D6 – PIN#10 (VCCST_PWRGD) with external 5kΩ pull up resistor D7 – PIN#6 (PCH_PWROK) with external 5kΩ pull up resistor D8 – PIN#9 (SYS_PWROK) with external 5kΩ pull up resistor 1. Chip Functionality 2. Chip Functionality

Bat_Power_GOOD SLG7NT4953_DS_r012 Preliminary Page 8 Package Top Marking Datasheet Revision Programming Code Number Locked Status Part Code Revision Date 0.12 001 U TH A 03/08/2015 The IC security bit is locked/set for code security for production unless otherwise specified. Revision number is not changed for bit locking.

Bat_Power_GOOD SLG7NT4953_DS_r012 Preliminary Page 9 Package Drawing and Dimensions

12 Lead STQFN Package

Bat_Power_GOOD SLG7NT4953_DS_r012 Preliminary Page 10 Tape and Reel Specification Package Type # of Pins Nominal Package Size (mm) Max Units Reel & Hub Size (mm) Trailer A Leader B Pocket (mm) per reel per box Pockets Length (mm) Pockets Length (mm) Width Pitch STQFN 12L FC 0.4P Green 12 1.6x1.6x0.55 3000 3000 178/60 100 400 100 400 8 4 Carrier Tape Drawing and Dimensions Package Type Pocket BTM Length (mm) Pocket BTM Width (mm) Pocket Depth (mm) Index Hole Pitch (mm) Pocket Pitch (mm) Index Hole Diameter (mm) Index Hole to Tape Edge (mm) Index Hole to Pocket Center (mm) Tape Width (mm) A0 B0 K0 P0 P1 D0 E F W STQFN 12L FC 0.4P Green Refer to EIA-481 Specifications Recommended Reflow Soldering Profile Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 1.408 mm3 (nominal). More information can be found at www.jedec.org.

Bat_Power_GOOD SLG7NT4953_DS_r012 Preliminary Page 11 Datasheet Revision History Date Version Change 10/16/2015 0.10 New design for SLG46120 chip 12/23/2015 0.11 Updated Device Revision Table 03/08/2016 0.12 Updated Title Description

Bat_Power_GOOD SLG7NT4953_DS_r012 Preliminary Page 12 Silego Website & Support Silego Technology Website Silego Technology provides online support via our website at http://www.silego.com/.This website is used as a means to make files and information easily available to customers. For more information regarding Silego Green products, please visit: http://greenpak.silego.com/ http://greenpak2.silego.com/ http://greenpak3.silego.com/ http://greenfet.silego.com/ http://greenfet2.silego.com/ http://greenclk.silego.com/ Products are also available for purchase directly from Silego at the Silego Online Store at http://www.silego.com/ Silego Technical Support Datasheets and errata, application notes and example designs, user guides, and hardware support documents and the latest software releases are available at the Silego website or can be requested directly at info@silego.com. For specific GreenPAK design or applications questions and support please send e-mail requests to GreenPAK@silego.com Users of Silego products can receive assistance through several channels: Online Training Silego Technology has live training assistance and sales support available at http://www.silego.com/. Please contact us to schedule a 1 on 1 training session with one of our application engineers. Contact Your Local Sales Representative Customers can contact their local sales representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. More information regarding your local representative is available at the Silego website or send a request to info@silego.com Contact Silego Directly Silego can be contacted directly via e-mail at info@silego.com or user submission form, located at the following URL: http://support.silego.com/ Other Information The latest Silego Technology press releases, listing of seminars and events, listings of worldwide Silego Technology offices and representatives are all available at http://www.silego.com/ THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. SILEGO TECHNOLOGY DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. SILEGO TECHNOLOGY RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE