PA52 ETC
Document overview
- Manufacturer or author: Provided By www.digicamel.com(free datasheet download site)
- PDF pages: 11
Technical content
www.apexanalog.com © Apex Microtechnology Inc. All rights reserved Aug 2015 PA52U Rev J Power Operational Amplifiers RoHS COMPLIANT PA52 • PA52A
FEATURES
- High Internal Dissipation — 400W
- High Current — 40A Continuous, 80A Peak
- High Slew Rate — 50V/µs
- Optional Boost Voltage Inputs
APPLICATIONS
- Semi-conductor Testing
- Brushless DC Motor Drive
- Voltage Controlled Current Source
- Electromagnetic Driver
DESCRIPTION
The PA52 is a MOSFET power operational amplifier that extends the performance limits of power amplifi- ers in slew rate and power bandwidth, while maintaining high current and power dissipation ratings. Boost voltage inputs allow the small signal portion of th e amplifier to operate at a higher voltage than the high current output stage. The amplifier is then biased to achieve close linear swings to the supply rails at high currents for extra efficient operation. The JEDEC MO-127 12-pin Power Dip™ package (see Package Outlines) is hermetically sealed and isolated from the internal circuits. The use of compressible thermal washers and/ or improper mounting torque will void the product warranty. Please see Application Note 1, “General Operating Considerations”.
PA52 • PA52A
2 PA52U Rev J
Figure 1: Typical Connection
PA52 • PA52A PA52U Rev J 3 PINOUT AND DESCRIPTION TABLE Figure 2: External Connections Pin Number Name Description 1 -IN The inverting input. 2 +IN The non-inverting input. 3, 4 -Vs The negative supply rail. Pins 3 and 4 are internally connected. 5, 6 -OUT The negative output. Pins 5 and 6 are not internally connected. Short pins 5, 6, 7, and 8. 7, 8 +OUT The positive output. Pins 7 and 8 are not internally connected. Short pins 5, 6, 7, and 8. 9, 10 +Vs The positive supply rail. Pins 9 and 10 are internally connected. 11 +VB The positive boost supply rail. Short to +Vs if unused. See applicable section. 12 -VB The negative boost supply rail. Short to -Vs if unused. See applicable section.
PA52 • PA52A
4 PA52U Rev J
Unless otherwise noted: T C = 25°C, DC input specifications are ± value given. Power supply voltage is typical rating. ±VBOOST = ±VS. ABSOLUTE MAXIMUM RATINGS The PA52 is constructed from MOSFET transistors. ESD handling procedures must be observed. The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes. Parameter Symbol Min Max Units Supply Voltage, +Vs To -Vs +Vs to -Vs 200 V Boost Voltage, +VB To -VB 230 V Output Current, within SOA IO 80 A Power Dissipation, internal PD 400 W Input Voltage, differential VIN (Diff) -20 20 V Input Voltage, common mode Vcm -VB +VB V Temperature, pin solder, 10s 350 °C Temperature, junction 1 1. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dis- sipation to achieve high MTTF. For guidance, refer to the heatsink data sheet. TJ 150 °C Temperature, storage -65 +150 °C Operating Temperature Range, case TC -55 +125 °C CAUTION
PA52 • PA52A PA52U Rev J 5 INPUT GAIN Parameter Test Conditions PA52 PA52A Units Min Typ Max Min Typ Max Offset Voltage, initial 5 10 2 5 mV Offset Voltage vs. temperature Full temp range 20 50 * * µV/°C Offset Voltage vs. supply 10 30 * * µV/V Bias Current, initial 10 50 * * pA Bias Current vs. supply 0.01 * pA/V Offset Current, initial 10 50 * * pA Input Impedance, DC 1011 * Ω Input Capacitance 13 * pF Common Mode Voltage Range Full temp range -VB +12 +VB -14 *V Common Mode Rejection, DC Full temp range, VCM= ±20V 90 100 * * dB Input Noise 100 kHz BW, Rs=1 kΩ 10 * µVrms Parameter Test Conditions PA52 PA52A Units Min Typ Max Min Typ Max Open Loop, @ 15 Hz Full temp range 94 102 * * dB Gain Bandwidth Product RL=10 Ω 3* M H z Power Bandwidth RL = 4 Ω, Vo=180VP-P, AV= -10 Full temp range 90 * kHz
PA52 • PA52A
6 PA52U Rev J
Note: *The specification of PA52A is identical to the specification for PA52 in applicable column to the left Parameter Test Conditions PA52 PA52A Units Min Typ Max Min Typ Max Voltage Swing Io = 40A ±V S±9.5 ±V S±8.0 ** V Voltage Swing, PA52 ±VB = ±VS±10V, Io=40A ±VS±5.8 ±V S±4.0 V Voltage Swing, PA52A ±VB = ±VS±10V, Io=50A ±VS±5.8 ±V S±5.0 V Current, peak 3ms 10% Duty Cycle 80 * A Settling Time to 0.1% AV = -10, 10V Step, RL=4 Ω 1* µ s Slew Rate AV=-10 50 * V/µs Resistance IO=0, No Load, 2 MHz 2.5 * Ω Parameter Test Conditions PA52 PA52A Units Min Typ Max Min Typ Max Voltage, ±VB Full temp range +14,-12 ±30 ±115 * * * V Voltage, ±VS Full temp range ±3 ±110 * * V Current, quiescent, boost supply 26 32 * * mA Current, quiescent, total 30 36 * * mA Parameter Test Conditions PA52 PA52A Units Min Typ Max Min Typ Max Resistance, AC, junction to case 1 1. Rating applies if the output current alternates betwee n both output transistors at a rate faster than 60 Hz. Full temp range, Resistance, DC, junction to case Full temp range, F > 60 Hz 0.25 0.31 * * °C/W Resistance, junction to air Full temp range 12 * °C/W Temperature Range, case Meets full range specification -25 85 * * °C
PA52 • PA52A
8 PA52U Rev J
Figure 7: Output Voltage Swing Figure 8: Figure 9: Power Response Figure 10: Common Mode Rejection F i g u r e 1 1 : Q u i e s c e n t C u r r e n t 02 0 3 0 4 0 5 010 Output Current, IO (A) ѐsŽůƚĂŐĞƌŽƉ&ƌŽŵ^ƵƉƉůLJ͕s^- sO (sͿ sKK^d сs^ sKK^d сs^нϭϬs 200 100 100k 1M Frequency, F (Hz) Output Voltage, VO (VP-P) 100 10 100 1k 10k 1M 100k Frequency, F (Hz) ŽŵŵŽŶDŽĚĞZĞũĞĐƟŽŶ͕DZ;ĚͿ 1.18 1.16 1.12 1.10 1.08 1.06 1.04 1.02 0 50 100 150 200 Total Supply Voltage, VSS (V) Normalized Quiescent Current, IQ (X) 1.14
PA52 • PA52A PA52U Rev J 9 SAFE OPERATING AREA (SOA) Figure 12: SOA GENERAL Please read Application Note 1 “General Operating Considerations” which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation , and specification interpretation. Visit www.apexana- log.com for Apex Microtec hnology’s complete Application Notes library, Technical Seminar Workbook, and Evaluation Kits. CURRENT LIMIT There is no internal circuit provision for current limit in the PA52. However, the PA52 circuit board in the PA52 evaluation kit does provide a means whereby the output current can be sensed. An external circuit cur- rent limit can thereby be implemented if needed. BOOST OPERATION With the V BOOST feature the small signal stages of the ampl ifier are operated at higher supply voltages than the amplifier’s high current output stage. +V BOOST (pin 11) and –V BOOST (pin 12) are connected to the small signal circuitry of the amplifier. +V S (pin 9,10) and –V S (pin 3,4) are connected to the high current out- put stage. An additional 10V on the V BOOST pins is sufficient to allow the small signal stages to drive the out- 0.1 1 10 100 DC T C = 125°C DC T C = 85°C DC T C = 25°C t = 10ms t = 1ms ^ƵƉƉůLJƚŽKƵƚƉƵƚŝīĞƌĞŶƟĂů͕VS-VO (V) KƵƚƉƵƚƵƌƌĞŶƚ&ƌŽŵнVSŽƌͲVS (A)
PA52 • PA52A
10 PA52U Rev J
NEED TECHNICAL HELP? CONTACT APEX SUPPORT! For all Apex Microtechnology product questions and inquiries, call toll free 800-546-2739 in North America. For inquiries via email, please contact apex.support@apexa nalog.com. International customers can also request support by contacting their local Apex Microtechnology Sales Representative. To find the one nearest to you, go to www.apexanalog.com IMPORTANT NOTICE Apex Microtechnology, Inc. has made every effort to insure the ac curacy of the content contained in this document. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (expressed or implied). Apex Microtechnology reserves the right to make changes without further notice to any specifications or products mentio ned herein to improve reliability. This document is the property of Apex Microtechnology and by furn ishing this information, Apex Microtechnology grants no license, expressed or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Apex Microtechnology owns the copyrights associated with the information contained herein and gives consent for copies to be ma de of the information only for use within your organization w ith respect to Apex Microtechnology integrated circuits or othe r products of Apex Microtechnology. This consent does not extend to other copying su ch as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. APEX MICROTECHNOLOGY PRODUCTS ARE NOT DESI GNED, AUTHORIZED OR WARRANTE D TO BE SUITABLE FOR USE IN PRODUCTS USED FOR LIFE SUPPORT, AUTOMOTIVE SAFETY, SECURITY DEVICES, OR OTHER CRITICAL APPLICATIONS. PRODUCTS IN SUCH APPLICATIONS ARE UNDERSTOOD TO BE FULLY AT THE CUSTOMER OR THE CUSTOMER’S RISK. Apex Microtechnology, Apex and Apex Precision Power are trademarks of Apex Microtechnology, Inc. All other corporate names noted herein may be trademarks of their respective holders. put transistors into saturation and improve the out put voltage swing for extra efficient operation when required. When close swings to the supply rails is not required the +V BOOST and +V S pins must be strapped together as well as the –VBOOST and –VS pins. The boost voltage pins must not be at a voltage lower than the VS pins. COMPENSATION Compensation is internally fixed for a gain of 3 or more and is not adjustable by the user. The PA52 there- fore is not unity gain stable. POWER SUPPLY BYPASSING Proper and sufficient power supply bypassing is crucia l to proper operation of the PA52. Bypass the +Vb and -Vb supply pins with a minimum 0.1µF ceramic capaci tors directly at the supply pins. On the +Vs and -Vs pins use a combination of ceramic and electrolytic capa citors. Use 1µF ceramic capacitors and an electrolytic capacitor at least 10µF for each amp of output current required.
PA52 • PA52A PA52U Rev J 11 PACKAGE DESIGN PACKAGE STYLE CR