SN55122 TI

Document overview

  • Manufacturer or author: Provided By www.digicamel.com(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 7

Technical content

N8T14, SN55122, SN75122 TRIPLE LINE RECEIVERS SLLS075B – D1334, SEPTEMBER 1973 – REVISED FEBRUARY 1993 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 Copyright  1993, Texas Instruments Incorporated 2–1

  • Designed for Digital Data Transmission Over Coaxial Cable, Strip Line, or Twisted Pair
  • Designed for Operation With 50-Ω to 500-Ω Transmission Lines
  • TTL Compatible
  • Single 5-V Supply
  • Built-Input Threshold Hysteresis
  • High-Speed . . . Typical Propagation Delay Time = 20 ns
  • Independent Channel Strobes
  • Input Gating Increases Application Flexibility
  • Fanout to 10 Series 54/74 Standard Loads
  • Can Be Used With Dual Line Drivers SN55121 and SN75121
  • Interchangeable With Signetics N8T14

description

The N8T14, SN55122, and SN75122 are triple line receivers that are designed for digital data transmission over lines having impedances from 50 Ω to 500 Ω . They are also compatible with standard TTL-logic and supply voltage levels. The N8T14, SN55122, and SN75122 have receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. The high impedance of this input presents a minimum load to the driver and allows termination of the transmission line in its characteristic impedance to minimize line reflection. An open line will affect the receiver input as would a low-level voltage. The receiver can withstand a level of –0.15 V with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receivers have A and B inputs that, if both are high, will hold the output low. The third receiver has only an A input that, if high, will hold the output low. The SN55122 is characterized for operation over the full military temperature range of –55°C to 125°C. The N8T14 and SN75122 are characterized for operation from 0°C to 70°C. 3212 0 1 9 91 0 1 1 1 2 1 3 NC NC SN55122 ...F K PACKAGE (TOP VIEW)1B NC 3R 1S GND NC NC–No internal connection GND V CC SN55122 ...J PACKAGE N8T14, SN75122 ...D O R N PACKAGE (TOP VIEW) CCV THE N8T14 AND SN75122 ARE NOT RECOMMENDED FOR NEW DESIGN PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

N8T14, SN55122, SN75122 TRIPLE LINE RECEIVERS SLLS075B – D1334, SEPTEMBER 1973 – REVISED FEBRUARY 1993 POST OFFICE BOX 655303 • DALLAS, TEXAS 752652–2 logic symbol† logic diagram 13 1Y ≥ 1& † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages. ≥ 1 FUNCTION TABLE INPUTS OUTPUT A B ‡ R S Y H H X X L X XLH L L XHX H L XXL H X LHX H X L X L H ‡ B input and last two lines of the function table are applicable to receivers 1 and 2 only. H = high level, L = low level, X = irrelevant

N8T14, SN55122, SN75122 TRIPLE LINE RECEIVERS SLLS075B – D1334, SEPTEMBER 1973 – REVISED FEBRUARY 1993 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 2–3 schematic diagram (each receiver) 58 Ω 13, 7, 9Y 800 Ω4 kΩ 4 kΩ A B † V S VCC To Other Receivers R V GND ... VCC bus V To Other Receiver V † B input is provided on receivers 1 and 2 only. Resistor values shown are nominal. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) NOTES: 1. Voltage values are with respect to network ground terminal. 2. The SN55122 chips are alloy mounted, and the SN75122 chips are glass mounted. DISSIPATION RATING TABLE PACKAGE TA ≤ 25°C POWER RATING DERATING FACTOR ABOVE T A = 25°C TA = 70°C POWER RATING TA = 125°C POWER RATING D 950 mW 7.6 mW/°C 608 mW – FK 1375 mW 11.0 mW/ °C 880 mW 275 mW J 1375 mW 11.0 mW/ °C 880 mW 275 mW N 1150 mW 9.2 mW/°C 736 mW –

N8T14, SN55122, SN75122 TRIPLE LINE RECEIVERS SLLS075B – D1334, SEPTEMBER 1973 – REVISED FEBRUARY 1993 POST OFFICE BOX 655303 • DALLAS, TEXAS 752652–4 recommended operating conditions MIN NOM MAX UNIT Supply voltage, VCC 4.75 5 5.25 V High-level input voltage, VIH A, B, R, or S 2 V Low-level input voltage, VIL A, B, R, or S 0.8 V High-level output current, IOH –500 µA Low-level output current, IOL 16 mA O perating free air temperature TA SN55122 –55 125 °COperating free-air temperature, TA SN75122 0 70 electrical characteristics over recommended operating free-air temperature, VCC = 4.75 V to

5.25 V (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP † MAX UNIT Vhys Hysteresis (VT+ – VT–) R VCC = 5 V, T A = 25°C, See Figures 2 and 4 0.3 0.6 V VIK Input clamp voltage A, B, or SVCC = 5 V, I I = –12 mA –1.5 V VI(BR) Input breakdown voltageA, B, or SVCC = 5 V, I I = 10 mA 5.5 V VIH = 2 V, V IL = 0.8 V, I OH = –500 µA 2.6 VOH High-level output voltage VI(A) = 0, V I(B) = 0, V I(S) = 2 V, VI(R) = 1.45 V, IOH = –500 µA, See Note 3 2.6 V VIH = 2 V, V IL = 0.8 V, I OL = 16 mA 0.4 VOL Low-level output voltage VI(A) = 0, V I(B) = 0, V I(S) = 2 V, VI(R) = 1.45 V, IOL = 16 mA, See Note 4 0.4 V IIH High level input current A, B, or SVI = 4.5 V 40 µAIIH High-level input current R VI = 3.8 V 170 µA IIL Low-level input currentA, B, or SVI = 0.4 V, V IR = 0.8 V –0.1 –1.6 mA IOS ‡ Short-circuit output current VCC = 5 V, T A = 25°C –50 –100 mA ICCH High-level supply current VCC = MAX, All inputs at 0.8 V, Outputs open 72 mA ICCL Low-level supply current VCC = MAX, All inputs at 2 V, Outputs open 100 mA † All typical values are at VCC = 5 V and TA = 25°C. ‡ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second. NOTES: 3. The receiver input is high immediately before being reduced to 1.45 V. 4. The receiver input is low immediately before being increased to 1.45 V. switching characteristics, VCC = 5 V, TA = 25°C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tPLH Propagation delay time, low-to-high-level output from R input See Figure 1 20 30 ns tPHL Propagation delay time, high-to-low-level output from R input See Figure 1 20 30 ns

1.5 VInput

NOTES: A. The pulse generator has the following characteristics: ZO = 50 Ω , tw = 200 ns, duty cycle = 50%, PRR ≤ 500 kHz. B. CL includes probe and jig capacitance. Figure 1. Test Circuit and Voltage Waveforms

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete. TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (“Critical Applications”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Copyright  1998, Texas Instruments Incorporated