MIRA030 OSRAM
Document overview
- Manufacturer or author: Provided By www.digicamel.com(free datasheet download site)
- PDF pages: 47
Technical content
Tobelbader Strasse 30, 8141 Premstaetten, Austria Phone +43 3136 500-0 ams-osram.com © All rights reserved Mira030 Datasheet
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 2 / 47 Table of contents
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 3 / 47
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 4 / 47 Mira030 0.3MP global shutter CMOS image sensor
1 General description
This datasheet document describes the specification and functionalities of Mira030, a VGA (0.3 MP) global shutter CMOS image sensor. Mira030 is a monochrome global shutter CMOS image sensor with a resolution of 640H × 480V. The sensor supports complex on-chip operations such as external trigger, windowing and horizontal or vertical mirroring. Its maximum frame rate is 180fps at a resolution of 640H × 480V. Registers of this chip are accessible via the standard I²C interface. External triggering is possible via the TRIG pin.
1.1 Key benefits & features
The benefits and features of Mira030, 0.3MP global shutter CMOS image sensor are listed below: Table 1: Key benefits & features Benefits Features High speed applications 180 fps at 10b full resolution Motion blur robustness & low PLS Global shutter pixel Standard data interfaces MIPI and LVDS Standard control interface I²C interface Low power consumption Max 120 mW at max frame rate
1.2 Applications
- Machine vision
- Barcode scanner
- Automotive
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 5 / 47
- Motion monitoring
- Miniature cameras
1.3 Block diagram
The functional blocks of this device are shown in Figure 1. Mira030 supports the Mobile Industry Processor Interface (MIPI) and the Low Voltage Differential Signaling (LVDS) interface. Also, a typical configuration is depicted in Figure 2. Figure 1: Functional blocks of Mira030
Ordering information
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 6 / 47 Figure 2: Typical configuration
2 Ordering information
Ordering code Package Delivery form Delivery quantity Mira030-1RM2D0 RW Cassette 10000 Mira030-1RM2WP CSP Tray 10000
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 7 / 47
3 Pin assignment
3.1 Reconstructed wafer
3.1.1 Pin diagram
The pin assignment is shown below. Figure 3: Mira030 RW package pin assignment
3.1.2 Pin description
The bonding area size of each pin in Table 2 is 70.2 x 70.2. Table 2: Mira030 pin description RW Pad # Pad name X-axis Y-axis Pin type Description 1 TRIG -54.9 1462.05 Input Trigger signal, External exposure control 2 DOGND -205.2 1462.05 GND I/O GND 3 DVDD -355.5 1462.05 Power 1.5V digital power
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 8 / 47 Pad # Pad name X-axis Y-axis Pin type Description 4 AVDD -511.2 1462.05 Power 2.8V analog power 5 AGND -672.75 1462.05 GND Analog ground 6 FSYNC -823.05 1462.05 Input DVP frame SYNC 7 OTPPGM -1564.2 1462.05 Input OTP burning voltage control pin (connect a 4.7kΩ resistor to the DGND pin) 8 DVDD -1777.95 969.3 Power 1.5V digital power 9 DOGND -1777.95 819 GND I/O GND 10 LEDSTROBE -1777.95 668.7 Output LED STROBE signal 11 SDA -1777.95 518.4 Input/output I2C data line (open drain) 12 SCL -1777.95 346.5 Input I2C clock line 13 EXTCLK -1777.95 196.2 Input Clock input 14 LREF -1777.95 45.9 Input DVP row SYNC 15 PCLK -1777.95 -120.6 Input DVP clock 16 DOGND -1777.95 -298.8 GND I/O GND 17 DVDD -1777.95 -449.1 Power 1.5V digital power 18 D<0> -1777.95 -637.65 Output DVP output bit[0] 19 D<1> -1777.95 -787.95 Output DVP output bit[1] 20 DOVDD -1777.95 -938.25 Power 1.8V I/O power 21 D<2> -1777.95 -1088.55 Output DVP output bit[2] 22 D<3> -1777.95 -1238.85 Output DVP output bit[3] 23 DOVDD -1528.2 -1462.05 Power 1.8V I/O power 24 DOGND -1339.2 -1462.05 GND I/O GND 25 D<4>/MD0N -1044 -1462.05 Output DVP output bit[4]/MlPl DATA 0 Negative 26 D<5>/MD0P -893.7 -1462.05 Output DVP output bit[5]/MlPl DATA 0 Positive 27 DVDD -743.4 -1462.05 Power 1.5V digital power 28 D<6>/MCN -518.4 -1462.05 Output DVP output bit[6]/MlPl clock negative 29 D<7>/MCP -368.1 -1462.05 Output DVP output bit[7]/MlPl clock positive 30 DOGND -217.8 -1462.05 GND I/O GND 31 D<8>/MD1N -67.5 -1462.05 Output DVP output bit[8]/MlPl DATA 1 negative 32 D<9>/MD1P 82.8 -1462.05 Output DVP output bit[9]/MlPl DATA 1 positive 33 DOVDD 233.1 -1462.05 Power 1.8V I/O power 34 D<10> 383.4 -1462.05 Output DVP output bit[10] 35 D<11> 533.7 -1462.05 Output DVP output bit[11] 36 DOGND 684 -1462.05 GND I/O GND 37 AGND 834.3 -1462.05 GND Analog ground 38 AVDD 997.2 -1462.05 Power 2.8V analog power 39 TXVDD 1777.95 -670.5 Output Internal reference voltage (connect an external capacitor to the AGND pin) 40 VREFH 1777.95 -520.2 Output Internal reference voltage (connect an external capacitor to the AGND pin)
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 9 / 47 Pad # Pad name X-axis Y-axis Pin type Description 41 VREFN 1777.95 -369.9 Output Internal reference voltage (connect an external capacitor to the AGND pin) 42 VREFN1 1777.95 -219.6 Output Internal reference voltage (connect an external capacitor to the AGND pin) 43 VREF1 1777.95 -69.3 Output Internal reference voltage (connect an external capacitor to the AGND pin) 44 AVDD 1777.95 81 Power 2.8V analog power 45 GS_VREF 1777.95 231.3 Output Internal reference voltage (connect an external capacitor to the AGND pin) 46 RST_M 1777.95 381.6 Output Internal reference voltage (connect an external capacitor to the AGND pin) 47 AGND 1777.95 531.9 GND Analog ground 48 AGND 1595.7 1462.05 GND Analog ground 49 AVDD 1445.4 1462.05 Power 2.8V analog power 50 ATM 1295.1 1462.05 NC Test 51 XSHUTDN 1144.8 1462.05 Input XSHUTDN signal input (internal pull-up, active low) 52 DOGND 994.5 1462.05 GND I/O GND 53 SID0 844.2 1462.05 Input I2C device ID 0 54 SID1 693.9 1462.05 Input I2C device ID 1 55 DVDD 543.6 1462.05 Power 1.5V digital power 56 TRIGS 119.7 1462.05 Input Reserved
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 10 / 47
3.2 CSP package
3.2.1 Pin diagram
Figure 4 shows the top view of Mira030 package pin assignment for MIPI. Figure 4: Top view of Mira030 CSP package pin assignment for MIPI
3.2.2 Pin description
Table 3: Mira030 pin description CSP No. Pin no. Pin name Pin type Description 1 A2 OTPPGM Input OTP burning voltage (connect a 4.7kΩ resistor to the DOGND pin) 2 A4 AVDD Power 2.8V analog power supply
3 A6 SID1 Input I²C device ID 1 (internal pull-down)
4 A8 AGND GND Analog ground
5 B1 LEDSTROBE Output LED strobe signal
6 B3 TRIG Input External trigger of exposure
7 B5 AGND GND Analog ground
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 11 / 47 No. Pin no. Pin name Pin type Description
8 B7 XSHUTDN Input Shutdown (internal pull-up, active low)
9 C2 SDA Input/output I²C data line (open drain)
10 C4 DVDD Power 1.5V digital power supply
11 C6 SID0 Input I²C device ID 0 (internal pull-down)
12 C8 RSTM Output Internal reference voltage (connect an
external capacitor to the AGND pin)
13 D1 EXTCLK Input Clock input
14 D3 SCL Input I²C clock
15 D5 DOGND GND I/O GND
16 D7 VREFGS Output Internal reference voltage (connect an
external capacitor to the AGND pin)
17 E2 DOGND GND I/O GND
18 E4 DVDD Power 1.5V digital power supply 19 E6 AVDD Power 2.8V analog power supply
20 E8 VREF1 Output Internal reference voltage (connect an
external capacitor to the AGND pin) 21 F1 DVDD Power 1.5V digital power supply
22 F3 MD0P Output MIPI data 0 positive
23 F5 MD1N Output MIPI data 1 negative
24 F7 VREFN1 Output Internal reference voltage (connect an
external capacitor to the AGND pin)
25 G2 MD0N Output MIPI data 0 negative
26 G4 MCP Output MIPI clock positive
27 G6 AGND GND Analog ground
28 G8 VREFH Output Internal reference voltage (connect an
external capacitor to the AGND pin) 29 H1 DOVDD Power 1.8V I/O power supply
30 H3 MCN Output MIPI clock negative
31 H5 MD1P Output MIPI data 1 positive
32 H7 VREFN Output Internal reference voltage (connect an
external capacitor to the AGND pin)
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 12 / 47
4 Absolute maximum ratings
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under “Operating Conditions” is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Table 4: Absolute maximum ratings of Mira030 Symbol Parameter Min Max Unit Comments Electrical parameters VAVDD Analog supply voltage -0.3 3.4 V VDVDD Digital supply voltage -0.3 1.8 V VDOVDD I/O supply voltage -0.3 2.2 V I/O input voltage -0.3 VDOVDD + 0.3 V I/O output voltage -0.3 VDOVDD + 0.3 V ISCR Input current (latch-up immunity) ± 100 mA JEDEC JESD78D Nov 2011 Continuous power dissipation (TA = 70 °C) PT Continuous power dissipation 120 mW Electrostatic discharge ESDHBM Electrostatic discharge HBM ± V>2 kV MIL-STD-883J Method 3015.9 ESDCDM Electrostatic discharge CDM ± V>250 V ANSI/ESDA/JEDEC JS-002- 2014 Temperature ranges and storage conditions RTHJA Junction to ambient thermal resistance 40 °C/W Reference Package Thermal Resistance value TA Operating ambient temperature -30 80 °C TJ Operating junction temperature -25 85 °C TSPEC Operating temperature spec -20 60 °C Best performance(1) TSTRG_CSP Storage temperature CSP -40 85 °C TSTRG_WAF Storage temperature wafer 20 30 °C tSTRG_CSP Storage time CSP 12 months tSTRG_WAF Storage time wafer 6 months RHNC_CSP Relative humidity (non-condensing) 5 85 % RHNC_WAF Relative humidity (non-condensing) Wafer 30 % N2 Wafer Stocker condition(2) MSL Moisture sensitivity level 3 JESD22-A113F IPC- JEDEC_J-STD-020D (1) Ideal temperature range for best performance.
Electrical characteristics
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 13 / 47 (2) Die and wafers, when in storage, should be stored at temperature between 20°C and 30°C, relative humidity of less than 30%, and in clean, dry, inert atmosphere (e.g. Nitrogen) or in a vacuum sealed bag.
5 Electrical characteristics
All limits are guaranteed. The parameters with Min and Max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. Table 5: DC electrical characteristics (MIPI mode: VAVDD = 2.8V, VDOVDD = 1.8V) Symbol Parameter Min Typ Max Unit Power supply VAVDD Analog supply voltage 2.7 2.8 2.9 V VDVDD Digital supply voltage 1.4 1.5 1.6 V VDOVDD I/O supply voltage 1.7 1.8 1.9 V IAVDD Analog supply current - - - mA IDVDD Digital supply current - - - mA IDOVDD I/O supply current - - - mA Ptot Total power consumption (MIPI 2-lane, 180fps) - - - mW Digital input (Reference: AVDD = 2.8V, DOVDD = 1.8V) VIL Input low level - - 0.3 × VDOVDD V VHL Input high level 0.7 × VDOVDD - - V CIN Input capacitor - - 10 pF Digital output (25 pF standard load) VOH Output high level 0.9 × VDOVDD - - V VOL Output low level - - 0.1 × VDOVDD V Serial interface input (SCL and SDA) VIL Input low level -0.5 0 0.3 × VDOVDD V VHL Input high level 0.7 × VDOVDD VDOVDD VDOVDD + 0.5 V Table 6: AC characteristics (T = 25°C, VAVDD = 2.8V, VDOVDD = 1.8V) Symbol Parameter Min Typ Max Unit AC parameters DLE DC differential linearity deviation - < 1 - LSB
Electro-optical characteristics Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 14 / 47 Symbol Parameter Min Typ Max Unit ILE DC integral linearity deviation - < 2 - LSB - Soft reset settling time - - 1 ms - Resolution change settling time - - 1 ms - Register initialization time - - 300 ms Crystal and clock input FEXTCLK Input clock frequency 6 - 27 MHz twh Input clock high pulse width 5 - - ns twl Input clock low pulse width 5 - - ns - Input clock duty cycle 45 50 55 % Figure 5: Input clock waveform
6 Electro-optical characteristics
Below are the typical electro-optical specifications of the Mira030, measured in typical conditions. Table 7: Electro-optical characteristics of Mira030 Parameter Value Remark Active pixels 640H × 480V Pixel size 3.744 x 3.744 µm2 BSI Pixel type Global Shutter
Electro-optical characteristics Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 15 / 47 Parameter Value Remark Optical format 1/6” Full well charge 7 ke- Temporal noise 11 e- Dynamic range 56 dB Normal mode SNR 38 dB SNR Max responsivity 6500 mV/lux*s Maximum frame rate 180 fps 640H × 480V @10-bit Output interface 12/10/8-bit 1/2-lane MIPI 12/10/8-bit 1/2-lane LVDS Output interface Output format RAW / MONO CRA 33° Package 32-pin CSP Package size 3.704 mm × 3.072 mm Figure 6: Relative QE measurement curve of Mira030
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 16 / 47
7 Functional description
7.1 Chip description
7.1.1 Power-on sequence
With an external supply of 1.5V to DVDD, the following power-on sequence is required. Figure 7: Power-on sequence (1) T1 > 0 ms, T2 > 1 ms, T3 > 2 ms, T4 > 2 ms.
7.1.2 Sleep mode
Under sleep mode, this chip keeps registers unchanged. This chip offers two approaches to enter sleep mode: 1. Hardware approach: Pull the XSHUTDN pin low, registers access through I2C is not supported. DOVDD DVDD XSHUTDN I2C I2C activity is ready AVDD cut off power
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 17 / 47 2. Software approach: Write 0 to register 16'h0100 [0], registers access through I2C access remains active. Table 8: Sleep mode control register Address Function Default value Read/write Description 16’h0100 Manual sleep mode 1’b0 Read/write Bit [0]: Manual sleep mode control 0: Sleep mode enable 1: Sleep mode disable
7.1.3 Reset mode
During reset, this chip resets its registers to their default values. This chip enters reset mode by writing 1 to register 16'h0103[0]. Table 9: Soft reset control register Address Function Default value Read/write Description 16’h0103 Soft reset 1’b0 Write Bit [0]: Soft reset
7.2 Configuration interface
Registers of this chip can be read and written via the standard I2C interface. The device address of the I2C interface is determined by the SID0 and SID1 pins as shown in Table 10. Table 10: I²C bus device address control 7-bit I²C bus device address SID0 SID1 7’h30 Low Low 7’h31 High Low 7’h32 Low High 7’h33 High High In the example below, the first line below shows a standard I²C communication protocol for 7- bit slave address, 16-bit sub address and 8-bit data. The slave address is the I²C bus device
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 18 / 47 address, which is 7-bit. The R/W bit is either 1 for read or 0 for write. The two sub address bytes are the high byte and low byte of the 16-bit address of the register to be accessed. The second line shows a write operation. The third line shows a read operation. A dummy write operation is required to set the sub address (i.e. register address) before the read operation. Figure 8: I²C bus device address control example
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 20 / 47
7.3 Sensor ID
Table 12: Sensor ID registers Function Address Default value Sensor ID high byte 16’h3107 8’h00 Sensor ID low byte 16’h3108 8’h31
7.4 Data interface
There are three types of data interfaces in this chip: the Mobile Industry Processor Interface (MIPI) and the Low Voltage Differential Signaling (LVDS).
7.4.1 Mobile industry processor interface (MIPI)
This chip provides a Mobile Industry Processor Interface (MIPI) which supports 8/10/12-bit, 1/2-lane data serial output. Figure 10 shows the MIPI/LVDS interface. Figure 10: MIPI/LVDS interface MIPI/LVDS TX MIPI/LVDS RX （+）MD0P （-）MD0N （+）MD0P （-）MD0N （+）MD1P （-）MD1N （+）MD1P （-）MD1N （Clock+）MCP （Clock-）MCN （Clock+）MCP （Clock-）MCN
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 23 / 47 Table 14: MIPI control registers Function Address Description LVDS/MIPI selection 16’h3022 Bit [3]: MIPI/LVDS mode 1’b1: LVDS 1’b0: MIPI MIPI FIFO read disable 16’h4603 Bit [0]: MIPI read from FIFO 0: Enable 1: Disable MIPI lane number 16’h3018 Bit [7:5]: MIPI lane number 3’h0: 1-lane mode 3’h1: 2-lane mode MIPI output data mode 16’h3031 Bit [3:0]: MIPI bit mode 4’h8: Raw8 mode 4’ha: Raw10 mode 4’hc: Raw12 mode MIPI clock setting 16’h303f Bit [7]: Data clock 1’h0: TPCLK (the period of pixel clock, divided from PLL with a division ratio given by FAEs) 1’h1: Divided from the system clock (refer to PLL below) with a division ration given by FAEs MIPI FIFO setting 16’h3c00 Bit [2]: FIFO mode 1’b0: FIFO data for MIPI Low power (LP) driving 16’h3650 Bit [1:0]: LP mode driving capability, the default value is 2’b10 HIGH speed (HS) driving 16’h3651 Bit [2:0]: HS mode driving capability, the default value is 3’b101 MIPI lane 0 & 1 delay 16’h3652 Bit [7]: Lane 0 invert, the default value is 0 Bit [6:4]: Delay of lane 0 equals to the value of bit [6:4] × 100 ps, the default value is 3’b100 Bit [3]: Lane 1 invert, the default value is 0 Bit [2:0]: Delay of lane 1 equals to the value of bit [2:0] × 100 ps, the default value is 3’b100 MIPI clock delay 16’h3654 Bit [3]: Clock invert, the default value is 0 Bit [2:0]: Delay of MIPI clock equals to the value of bit [2:0] × 100 ps, the default value is 3’b100
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 24 / 47
7.4.2 Low voltage differential signaling (LVDS)
This chip provides a Low Voltage Differential Signaling (LVDS) interface. The LVDS interface is multiplexed with the MIPI, and is selected by a register. The LVDS in this chip supports 1 or 2 data lanes for transmitting 8/10/12-bit data, the MSB of which is sent first by default. Figure 10 shows the MIPI/LVDS interface. In this chip, the transmission sequence of LVDS is: 1. Power-up reset; 2. First active line, second active line, …, last active line; 3. Only one dummy line; 4. Next frame first active line, second active line, …, and so on. Figure 15 shows a LVDS data structure of a lane. A LINE SAV synchronization code is inserted at the beginning, a LINE EAV synchronization code is inserted at the end. Dummy lines are used to indicate the end of a frame. The data of LVDS are 8/10/12-bit, while the LVDS synchronization code is 8-bit. The LVDS synchronization code always locates at the 8 MSBs of the data of LVDS. Table 15 lists all LVDS synchronization codes. Figure 15: LVDS data structure of 1-lane (10-Bit Example) (1) Data 10’h010 and 10’h080 are Dummy0 and Dummy1 data, which can be controlled by registers. (2) The lane data structure of ½-lane is the same as shown in Figure 13. Table 15: LVDS synchronization codes Default values Description 8’hab Dummy line SAV 8’hb6 Dummy line EAV 8’h80 Active line SAV 8’h9d Active line EAV (1) Take 10-bit as an example, active line SAV is 10’h200.
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 25 / 47 Table 16: LVDS control registers Function Address Description LVDS/MIPI selection 16’h3022 Bit [3]: MIPI/LVDS mode 1’b1: LVDS 1’b0: MIPI MIPI FIFO read disable 16’h4603 Bit [0]: MIPI read from FIFO 0: Enable 1: Disable LVDS lane number 16’h3018 Bit [7:5]: MIPI lane number 3’h0: 1-lane mode 3’h1: 2-lane mode LVDS output data mode 16’h302b Bit [6:5]: LVDS bit mode 2’b00: Raw8 mode 2’b01: Raw10 mode 2’b10: Raw12 mode LVDS clock setting 16’h303f Bit [7]: Data clock 1’h0: TPCLK (the period of pixel clock, divided from PLL with a division ratio given by FAEs) 1’h1: Divided from the system clock (refer to PLL below) with a division ration given by FAEs LVDS bit setting 16’h4b00 Bit [3]: r_bit_flip_i 1’b1: MSB first 1’b0: LSB first DUMMY0 data {16’h4b02[3:0], 16’h4b03} Dummy0 data DUMMY1 data {16’h4b04[3:0], 16’h4b05} Dummy1 data LVDS lane 0 & 1 delay 16’h3652 Bit [7]: Lane 0 invert Bit [6:4]: Delay of lane 0 equals to the value of bit [6:4] × 100 ps Bit [3]: lane 1 invert Bit [2:0]: delay of lane 1 equals to the value of bit [2:0] × 100 ps LVDS clock delay 16’h3654 Bit [3]: Clock invert Bit [2:0]: Delay of MIPI clock equals to the value of bit [2:0] × 100 ps
7.5 On-chip PLL
The input clock frequency FEXTCLK of the phase locked loop (PLL) module ranges from 6 MHz to 27 MHz, while the VCO output frequency FVCO ranges from 400 MHz to 1200 MHz. The
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 26 / 47 system clock frequency FSYSCLK is obtained by dividing FVCO. The PLL block diagram is shown in Figure 16. Figure 16: PLL block diagram
8 Sensor operation
8.1 Illumination trigger
Mira030 supports an illumination strobe feature and can be used to control a light source (LED or VCSEL). During exposure, the LEDSTROBE pin outputs a logic level ‘high’ to enable an external illumination. Table 17: Illumination strobe control register Function Address Description Illumination strobe enable 16’h3361 Bit [7:6]: LED strobe enable 2’b11: LED strobe disable 2’b00: LED strobe enable
8.2 External triggering mode
In external triggering mode, the exposure and data output of multiple sensors are synchronized by an external triggering signal applied on the TRIG pin. When the rising edge of the signal is detected, the chip starts exposure after a short delay, and outputs data after completing exposure. The short delay is determined by register 16’h3226, and the exposure time is determined by registers {16’h3e01, 16’h3e02}. The frame rate is determined by the signal. Pre_Divider Divider PFD LPF VCO FEXTCLK FREFCLK Divider FVCO FSYSCLK
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 28 / 47
8.3 AEC & AGC
The AEC/AGC adjustment is based on the image brightness. AEC adjusts the exposure time while AGC adjusts the gain value so that the image brightness can fall within a range bounded by pre-set brightness thresholds.
8.3.1 AEC & AGC control strategy
Mira030 does not have the AEC function, so a back-end platform is needed in order to achieve AEC/AGC. During the AEC/AGC adjustment process, the exposure time and gain are interrelated and should be considered as a whole. A recommended adjustment strategy is as follows: maximize the exposure time first, and then apply gain if the exposure time has reached its maximum. Consider a dark scene, the sequence of adjustment is: increase the exposure time with no gain until the exposure time reaches its maximum. When the exposure time reaches its maximum but the image is still too dark, adjust the gain. It should be noted that when the gain is increased, the average image noise also increases. However, when the exposure time increases, the signal-to-noise ratio will improve. On the other hand, when the image is too bright, the gain should be reduced first. If all gains are reduced to their minimum but the image is still too bright, then the exposure time should be reduced.
8.3.2 AEC control registers
Table 19: Exposure (manual) control registers Function Address Description Exposure time {16’h3e01, 16’h3e02} Exposure time in the unit of 1/16 line For AEC control, please refer to the following instructions: 1. The AEC adjustment step is 1/16 line of exposure time. One line of exposure time equals to line length × TPCLK, where TPCLK is the period of pixel clock, and line length equals to the value of registers {16’h320c, 16’h320d}. 2. If the exposure time and gain are written to registers in the Nth frame, they are effective on the (N+2)th frame.
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 29 / 47 3. The upper limit of the exposure time is frame length - 6 lines, where frame length equals to the value of registers {16'h320e, 16'h320f}. Hence, the maximum value written to registers {16'h3e01, 16'h3e02[7:4]} is the value of registers {16'h320e, 16'h320f} - 6. If the exposure time is larger than or equal to the frame length, in order to avoid flickering owing to timing errors, the actual frame length will be automatically increased, with a decrease in the frame rate as a drawback.
8.3.3 AGC control registers
For AGC control, please refer to the following two methods: 1. When register 16'h3e03 is set to 8'h03, the gain equals to the value of registers {16’h3e08, 16’h3e09} ÷ 8'h10. 2. When register 16'h3e03 is set to 8'h0b, the values of analog gain and digital gain are shown in Table 21 and Table 22 respectively. The accuracy of the digital fine gain of this chip is 1/128. The values of digital gain listed in Table 22 are based on a digital fine gain with a precision of 1/16 as an example. When the analog coarse gain is changed, the following registers need to be updated: Table 20: Analog gain related settings Address Value Condition 16’h3314 8’h1e Analog Gain < 2 8’h4f Analog Gain >= 2 16’h3317 8’h10 Analog Gain < 2 8’h0f Analog Gain >= 2
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 30 / 47 Table 21: Analog gain settings Items Course gain 16’h3e08[4:2] Fine gain 16’h3e09[7:0] Total gain Register value Gain Analog gain control Gain = 1 Register value: 0 10 1 1 11 1.0625 1.0625 12 1.125 1.125 13 1.1875 1.1875 14 1.25 1.25 15 1.3125 1.3125 16 1.375 1.375 17 1.4375 1.4375 18 1.5 1.5 19 1.5625 1.5625 1a 1.625 1.625 1b 1.6875 1.6875 1c 1.75 1.75 1d 1.8125 1.8125 1e 1.875 1.875 1f 1.9375 1.9375 Gain = 2 Register value: 1 10 1 2 11 1.0625 2.125 12 1.125 2.25 13 1.1875 2.375 14 1.25 2.5 15 1.3125 2.625 16 1.375 2.75 17 1.4375 2.875 18 1.5 3 19 1.5625 3.125 1a 1.625 3.25 1b 1.6875 3.375 1c 1.75 3.5 1d 1.8125 3.625 1e 1.875 3.75 1f 1.9375 3.875
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 31 / 47 Items Course gain 16’h3e08[4:2] Fine gain 16’h3e09[7:0] Total gain Register value Gain Gain = 4 Register value: 3 10 1 4 11 1.0625 4.25 12 1.125 4.5 13 1.1875 4.75 14 1.25 5 15 1.3125 5.25 16 1.375 5.5 17 1.4375 5.75 18 1.5 6 19 1.5625 6.25 1a 1.625 6.5 1b 1.6875 6.75 1c 1.75 7 1d 1.8125 7.25 1e 1.875 7.5 1f 1.9375 7.75 Gain = 8 Register value: 7 10 1 8 11 1.0625 8.5 12 1.125 9 13 1.1875 9.5 14 1.25 10 15 1.3125 10.5 16 1.375 11 17 1.4375 11.5 18 1.5 12 19 1.5625 12.5 1a 1.625 13 1b 1.6875 13.5 1c 1.75 14 1d 1.8125 14.5 1e 1.875 15 1f 1.9375 15.5
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 32 / 47 Table 22: Digital gain settings Items Course gain 16’h3e08[4:2] Fine gain 16’h3e09[7:0] Total gain Register value Gain Digital gain control Gain = 1 Register value: 0 80 1 1 88 1.0625 1.0625 90 1.125 1.125 98 1.1875 1.1875 a0 1.25 1.25 a8 1.3125 1.3125 b0 1.375 1.375 b8 1.4375 1.4375 c0 1.5 1.5 c8 1.5625 1.5625 d0 1.625 1.625 d8 1.6875 1.6875 e0 1.75 1.75 e8 1.8125 1.8125 f0 1.875 1.875 f8 1.9375 1.9375 Gain = 2 Register Value: 1 80 1 2 88 1.0625 2.125 90 1.125 2.25 98 1.1875 2.375 a0 1.25 2.5 a8 1.3125 2.625 b0 1.375 2.75 b8 1.4375 2.875 c0 1.5 3 c8 1.5625 3.125 d0 1.625 3.25 d8 1.6875 3.375 e0 1.75 3.5 e8 1.8125 3.625 f0 1.875 3.75 f8 1.9375 3.875
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 33 / 47 Items Course gain 16’h3e08[4:2] Fine gain 16’h3e09[7:0] Total gain Register value Gain Gain = 4 Register value: 3 80 1 4 88 1.0625 4.25 90 1.125 4.5 98 1.1875 4.75 a0 1.25 5 a8 1.3125 5.25 b0 1.375 5.5 b8 1.4375 5.75 c0 1.5 6 c8 1.5625 6.25 d0 1.625 6.5 d8 1.6875 6.75 e0 1.75 7 e8 1.8125 7.25 f0 1.875 7.5 f8 1.9375 7.75
8.4 Group hold
Group hold refers to the packing of a group of registers to be effective at a specific time within a frame. The procedure of packing a group is as follows:
- First, set register 16'h3812 to 8'h00 to start packing the group. Then write the required values to registers of the group. Finally set register 16'h3812 to 8'h30 to end packing the group.
- The maximum number of registers within a group is 10.
- If register 16'h3812 is set to 8'h30 within the Mth frame, the group of registers is effective in the (M + 1 + N)th frame, where N is the value of register 16’h3802. N = 0 means the (M + 1)th frame (the following frame without frame delay). N = 1 means delaying one frame and so on.
- The actual effective time of the group of registers is delayed P lines from the start of the (M + 1 + N)th frame, where P is the value of registers {16’h3235,16’h3236}. If P = 0, the group of registers is effective from the start of frame without delay.
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 34 / 47 Table 23: Group hold control registers Function Address Description Intra-frame effective time {16’h3235, 16’h3236} Delay effective time from the start of frame, in the unit of line. If set to 0, the group of registers is effective from the start of frame without delay. Frame delay control 16’h3802 Bit [7:0]: Determine the number of frames to be delayed before the group of registers is effective. Setting to 0 implies the following frame. Setting to N implies a delay of N frames
8.5 Black level control (BLC)
The pixel array of this chip contains 12 black lines, which can provide data for the offset cancellation algorithm. Digital image processing must subtract the black level data first. The BLC algorithm can estimate the black level compensation value from the black row data, and will subtract the black level compensation value from the pixel value. If the subtraction is negative at some specific pixels, the result is set to zero. By default, changing the gain value will re-trigger the BLC operation. Black level has two calculation modes: the manual BLC mode and the automatic BLC mode. In the manual BLC mode, the compensation value is specified by registers. In the automatic BLC mode, the compensation value is calculated by the black lines. The BLC target value is a threshold for the BLC algorithm to calibrate. Table 24: BLC control registers Function Register Description BLC enable 16’h3900 Bit [0]: BLC enable 0: Bypass BLC 1: Enable BLC Auto BLC enable 16’h3902 Bit [6]: BLC auto mode 0: Manual mode 1: Auto mode BLC channel select {16’h3928[0], 16’h3905[6]} 16’h3928[0]: 0: Use 8 channel offset mode 1: Use 4 channel offset mode 16’h3905[6]: One channel enable 0: Use 8 or 4 channel offset 1: Use one channel mode BLC target {16’h3907[4:0], 16’h3908} BLC target
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 35 / 47
8.6 Video output mode
8.6.1 Read order
Figure 18 provides the first read pixel location as well as the entire array structure diagram. It shows the top view when the A2 pin indicator is placed in the upper left corner. Figure 18: Mira030 pixel array Mira030 supports mirror mode and flip mode. Mirror mode reverses the sensor data readout order, and flip mode vertically reverses the sensor readout order as shown in Figure 19. The register that control these operation are shown in Table 25. Figure 19: Mirror & flip examples Active Border (4 rows) Active Border (4 rows) Active Border (4 cols) Active Border (4 cols) Pixel Size: 3.744 µm x 3.744 µm Active Array 640H x 480V First Pixel (0, 0) Original Picture Mirror Flip Mirror and Flip
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 36 / 47 Table 25: Mirror & flip examples Function Address Default value Description Mirror 16’h3221 2’h3 Bit [2:1]: Mirror control 2’b00: mirror off 2’b11: mirror on 2’b00: mirror off 16’h3221 2’h3 Bit [6:5]: Flip control 2’b00: flip off 2’b11: flip on
8.6.2 Output window
Table 26: Output window registers Function Address Default value Window width {16’h3208, 16’h3209} Output window width Window height {16’h320a, 16’h320b} Output window height Column start {16’h3210, 16’h3211} Output window column start Row start {16’h3212, 16’h3213} Output window row start
8.7 Frame rate calculation
Figure 20 shows an effective output diagram. The frame rate can be calculated using the following formula: Equation 1: 𝑓𝑟𝑎𝑚𝑒 𝑟𝑎𝑡𝑒 = 1 𝑇𝑃𝐶𝐿𝐾 × 𝑙𝑖𝑛𝑒 𝑙𝑒𝑛𝑔𝑡ℎ × 𝑓𝑟𝑎𝑚𝑒 𝑙𝑒𝑛𝑔𝑡ℎ 𝑙𝑖𝑛𝑒 𝑡𝑖𝑚𝑒 = 𝑇𝑃𝐶𝐿𝐾 × 𝑙𝑖𝑛𝑒 𝑙𝑒𝑛𝑔𝑡ℎ Where, TPCLK is the period of the pixel clock, line length is the sum of the width of the active pixel area and the line blanking area (horizontal), frame length is the sum of height of the active pixel area and the frame blanking area (vertical).
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 37 / 47 Figure 20: Video effective output Table 27: Frame rate related registers Function Address Default value Line length {16’h320c, 16’h320d} Line length Frame length {16’h320e, 16’h320f} Frame length, in the unit of line
8.8 Test mode
For the ease of testing, Mira030 provides a grey ramp test mode as shown below.
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 38 / 47 Figure 21: Test mode image Table 28: Test mode control registers Function Address Default value Grey ramp mode 16’h4501 Bit [3]: incremental pattern enable. 0: Normal image 1: Incremental pattern
Application information
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 39 / 47
9 Application information
A typical application circuit is depicted in Figure 22, where the capacitor connections are shown in Figure 23. Figure 22: Schematic Figure 23: Power supply and filter connection
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 41 / 47 Figure 26: Power tree recommendation The following remarks give more advice on the above schematics:
- Mira030 requires three power supplies: the DOVDD pin must be externally connected to a 1.8V power supply, the AVDD pin is externally connected to a 2.8V power supply, and the DVDD pin is externally connected to a 1.5V power supply. – For optimized performance: the capacitors need to be placed separately close to the pin for each power supply. For AVDD, they are 22µF + 0.1µF + 10nF. If wiring is difficult, the combination of 22µF + 10nF may be used. For DOVDD, they are 10µF + 0.1µF + 10nF. If wiring is difficult, the combination of 10µF + 10nF may be used. For DVDD, they are 10µF + 0.1µF + 10nF. If wiring is difficult, the combination of 10µF + 10nF may be used. The low-frequency and high-frequency power ripples are filtered respectively. The capacitor values can be found in Figure 23. – For cost optimization: for AVDD, A4 and A6 pins share two filter capacitors 2.2µF + 10nF. For DOVDD, a 2.2µF capacitor is connected closed to the pin. For DVDD, a 10nF capacitor is connected to E4 and F1 pins sharing one 2.2µF. The C4 pin is separately connected to a 2.2µF capacitor. The capacitor values can be found in Figure 25.
- The same two approaches can be applied to the capacitors for the reference voltages. – For optimized performance: the RSTM, VREFGS, VREF1, VREFN, VREFN1 and VREFH pins must be externally connected to two capacitors 2.2µF + 10nF to ground to filter out the low-frequency and high-frequency supply ripples. The capacitor needs to be close to the chip pin and keeps as far as possible from the I/O signals such as EXTCLK, TRIG and MIPI differential pairs. Connect a Schottky diode to the VREFH and AVDD pin, the forward conductive voltage of the diode should not exceed 200mV@1mA (RB521CS-30 is recommended). – For cost optimization: the VREFGS, VREFN and VREFH pins must be externally connected to a 2.2µF capacitor to ground. The capacitor needs to be close to the chip pin and keeps as far as possible from the I/O signals such as EXTCLK, TRIG and MIPI differential pairs. Connect a Schottky diode to the VREFH and AVDD pin, the forward conductive voltage of the diode should not exceed 200mV@1mA (RB521CS-30 is recommended).
- An external main control chip controls the active low XSHUTDN pin.
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 42 / 47
- A crystal connecting to the EXTCLK pin generates the system clock signal. Alternatively, a system can apply the system clock signal directly to the EXTCLK pin with a signal frequency ranged from 6 to 27 MHz.
- The requirements of routing MIPI differential pairs are as follows: – The control standard of the impedance of MIPI differential pairs is 100Ω, and the tolerance is limited to ±10%. – The differential pairs should not be right-angled in order to avoid reflections, and as a result affect high speed transmission performance. – Reference layer: There must be a reference layer below the MIPI differential pairs (a ground plane is recommended). The continuity of the layer must be guaranteed, that is the layer below the MIPI differential pairs cannot be fragmented, cannot consist of gaps, and cannot be cut by other lines. A whole layer of ground is preferred. If not possible, the minimum requirement is to ensure that the reference layer below the MIPI differential pairs is 4W wider than each side of the MIPI signal wire, where W is the width of MIPI differential pairs. – Equal length: The difference in length between the two wires of a MIPI differential pair should be limited to 10 mils, and the difference in length among MIPI differential pairs should be controlled within 100 mils. These requirements ensure that the differential signals can reach the receiving end at the same time. When implementing the requirement of equal length, the symmetry should be considered. The distance between snake-shaped wires should be 4W to avoid being too dense. The wires should be wound near the bonding pad as much as possible to keep equal length, and the wire width and distance cannot be changed arbitrarily. – Symmetry: MIPI differential pairs should be kept equal length and distance. The purpose of symmetry is to ensure the consistency of trace impedance in order to reduce reflection. Poor symmetry may result in signal distortion, instability or no image. – Keep clear of interference: The clearance between MIPI differential pairs should be larger than 2W. The clearance between MIPI differential pairs and other high-speed signals (parallel data lines, clock lines, etc.) should be larger than 3W, and they should not be routed in parallel. A larger clearance should be considered to avoid interference generated from circuits such as switching power supplies. – Through holes: Through holes should be avoided for MIPI differential pairs. If unavoidable, through holes should be on both wires of the differential pair in order to maintain symmetry. If a differential pair is routed to another layer by means of through holes, the reference layer should also follow by means of through holes near the through holes of the differential pair.
Package drawings & markings Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 43 / 47
10.1 Reconstructed wafer
- Max total die count: 2126 ea
- Film frame: Compact disco stainless SUS420
- Carrier tape: UV tape Figure 27: RW physical dimensions Table 29: RW physical size Parameter Description Wafer diameter 200 mm (8’’) Grinding thickness 150 μm ± 10 μm
Package drawings & markings Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 44 / 47 Parameter Description Singulated die size X = 3723.8 μm ± 20 μm, Y = 3092 μm ± 20 μm Bond pad size X = 77.4 μm, Y = 77.4 μm Bond pad opening X = 70.2 μm, Y = 70.2 μm Minimum bond pad pitch 150.3 μm Optical array (Optical center from die center) X = 38.98 μm, Y = -172.66 μm RW offset (X1 - X2) ÷ 2 = 0 ± 5 mm; Placement accuracy X,Y,Theta X, Y (±50 μm), Theta < 1° Maximum total die count 2126 ea RW layout X = 48, Y = 57
10.2 CSP package
Figure 28: Package drawing
Package drawings & markings Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 45 / 47 Information:
- The pin identification is on F3.
- The center of the CSP does not coincide with the optical center. Pixel Center (38.98, -172.655) is the same as the optical center. The unit is in μm. Table 30: Package dimensions Parameter Symbol Nominal Min Max Nominal Min Max Millimeters Inches Package body Package body Package body Thickness from top glass surface to wafer Total ball count N 32 — — — — — Pins pitch X Pins pitch Y Edge to pin center distance along X1 Edge to pin center distance along Y1
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 46 / 47 Document status Product status Definition Product Preview Pre-development Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice Preliminary Datasheet Pre-production Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice Datasheet Production Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams-OSRAM AG standard warranty as given in the General Terms of Trade Other definitions Draft / Preliminary: The draft / preliminary status of a document indicates that the content is still under internal review and subject to change without notice. ams-OSRAM AG does not give any warranties as to the accuracy or completeness of information included in a draft / preliminary version of a document and shall have no liability for the consequences of use of such information. Short datasheet: A short datasheet is intended for quick reference only, it is an extract from a full datasheet with the same product number(s) and title. For detailed and full information always see the relevant full datasheet. In case of any inconsistency or conflict with the short datasheet, the full datasheet shall prevail. Changes from previous released version to current revision v3-00 Page Datasheet contents were transferred to latest ams OSRAM design
- Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- Correction of typographical errors is not explicitly mentioned.
Datasheet • PUBLIC • Document Feedback DS001021 • v3-00 • 2024-Feb-07 47 / 47
12 Legal information
Copyright & disclaimer Copyright ams-OSRAM AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. Devices sold by ams-OSRAM AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams-OSRAM AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams-OSRAM AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams-OSRAM AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life- sustaining equipment are specifically not recommended without additional processing by ams-OSRAM AG for each application. This product is provided by ams-OSRAM AG “AS IS” and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed. ams-OSRAM AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams-OSRAM AG rendering of technical or other services. Product and functional safety devices/applications or medical devices/applications: ams-OSRAM AG components are not developed, constructed or tested for the application as safety relevant component or for the application in medical devices. ams-OSRAM AG products are not qualified at module and system level for such application. In case buyer – or customer supplied by buyer – considers using ams-OSRAM AG components in product safety devices/applications or medical devices/applications, buyer and/or customer has to inform the local sales partner of ams-OSRAM AG immediately and ams-OSRAM AG and buyer and /or customer will analyze and coordinate the customer-specific request between ams-OSRAM AG and buyer and/or customer. ams OSRAM semiconductor RoHS compliance statement RoHS compliant: The term RoHS compliant means that ams-OSRAM AG semiconductor products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories plus additional 4 substance categories (per amendment EU 2015/863), including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Important information: The information provided in this statement represents ams-OSRAM AG knowledge and belief as of the date that it is provided. ams-OSRAM AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams-OSRAM AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams-OSRAM AG and ams-OSRAM AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. Headquarters ams-OSRAM AG Tobelbader Strasse 30
8141 Premstaetten
Austria, Europe Tel: +43 (0) 3136 500 0 Please visit our website at ams-osram.com For information about our products go to Products For technical support use our Technical Support Form For feedback about this document use Document Feedback For sales offices and branches go to Sales Offices / Branches For distributors and sales representatives go to Channel Partners