DATASHEET SEARCH SITE
Document overview
- Manufacturer or author: Provided By www.digicamel.com(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 7
Technical content
Features
DisplayPort® (DP) ver. 1.4 receiver Up to 5.4Gbps Link rate supporting HBR2/HBR/RBR modes 1, 2, or 4 lanes configuration Programmable receiver equalization Single Stream AUX CH 1 Mbps 3.3V HPD_OUT Link Training (LT) enhancements as in DP1.4 specification Supports eDP ASSR scrambler operation Video Stream Handling Up to 600MHz dual pixel path and 16bpc RGB/ YCbCr 444/422/420 pixel format Horizontal expansion of VESA CVT to CEA timings as per DP1.4 specification DPCD and CEC Supports DPCD data structure revision 1.4 as per DP1.4 specification Supports CEC tunneling over AUX DP to HDMI Stereoscopic 3D Transport Frame Sequential to Stacked Top- Bottom Conversion Pass-through of other 3D formats Audio Stream handling LPCM and Compressed Audio encoding formats Max Audio sample rate of 192KHz x8 Channel or 768KHz x2 Channel HDMI ver. 2.0a transmitter 600 MHz maximum TMDS character clock DC-coupled outputs with source termination TMDS character-cl ock divide_by_4 Mode Scrambling over HDMI2.0a Programmable edge rate control Programmable pre-emphasis control Deep color up to 16 bits per color High Dynamic Range support (Static and Dynamic HDR) 3D video timings CEC support – snooping, tunneling HPD_IN handling SCDC read request handling Polling enabled for HDMI sinks not supporting read requests Video Input Processing (up to 6Gbps) Color space conversion 10 bits per color input width 12 bits per color output width 16 bits per color pass through Programmable coefficient 3x3 matrix Programmable input offset Programmable output offset Programmable output clipping levels Chroma Down Sampling 5-tap H & V FIR filters with programmable coefficients 12 bits per color input width 12 bits per color output width YCbCr444 to YCbCr420 conversion YCbCr444 to YCbCr422 conversion YCbCr422 to YCbCr420 conversion Bypass chroma down-sampling for YCbCr420 input over DP Link Max video resolution and color depth on HDMI TX output 4Kp60Hz, RGB/YCbCr444, 8 bpc 4Kp60Hz, YCbCr422 up to 12 bpc 4Kp60Hz, YCbCr420, up to 16 bpc 4Kp30Hz, RGB/YCbCr444, up to 16 bpc Audio stream forwarding from DP RX to HDMI TX Up to 8-ch, 192 kHz, 24 bps LPCM audio, AC3, DTS, Dolby-HD 2-ch, 768 kHz 24 bps HBR audio HDCP support HDCP1.3 to HDCP1.4 Repeater function
HDCP2.2 to HDCP1.4 Repeater function HDCP2.2 to HDCP2.2 Repeater function Read-protected embedded HDCP keys Enhanced security Encrypted on-chip key storage Security signed application firmware Secure boot-up procedure Debug ports disabled in production Metadata handling HDMI TX DVI/HDMI mode setting (DPCD register) YCbCr444-420 conversion (DPCD register) IEC60958 BYTE3 Channel Status overwrite CEA861F INFOFRAME generation CEA861.3 HDR and Mastering InfoFrame as per DP1.4 specification Device configuration options 8Mbit SPI flash for firmware binary image storage AUX CH, I2C host interface Internal video pattern generator Configurable through DPCD registers EMI reduction support Spread spectrum for DP input Scrambler for DP input and HDMI2.0a output Low power operation 570 mW in protocol converter operation 11 mW sleep mode operation ESD specification ESD: +/-2 KV HBM, 500 V CDM ESD: +/-6.5 KV HBM connector facing pins Package 64 LFBGA (7 x 7 mm) Power supply voltages 3.3 V I/O; 1.2 V core
Applications
Notebook, Tablet Accessories (USB Type-C dongles, docking stations) TV, Signage, Game consoles, STB Figure 1. MCDP2900 block diagram
- Description The MCDP2900 is a power-optimized DisplayPort1.4-to-HDMI2.0a converter, targeted for enabling USB Type-C DP Alt mode on TVs, Game consoles and other consumer equipment as well as for mobile PC and tablet accessory applications. This device functions as an active protocol converter with HDCP1.x/ HDCP2.2 repeater supporting HDR video quality for deep color media content playback. MCDP2900 behaves as a DP branch device with a DP-to-HDMI transport protocol converter function and allows a DP or USB Type-C source to drive an HDMI2.0a sink device. The maximum TMDS character clock frequency supported is 600 Mchar/s (per HDMI2.0a specification). The MCDP2900 operates with two power supply voltages: 1.2 V and 3.3 V. It consumes: 570 mW in protocol converter operation 11 mW sleep mode operation The MCDP2900 has a DP1.4 receiver and an HDMI2.0a transmitter. The DP receiver supports up to 5.4Gbps/lane over 4 lanes. It supports DP SST transport format on its main link and Manchester-coded AUX signaling as the side band channel. The downstream HDMI TX port is HDMI2.0a specification compliant. The MCDP2900 is capable of supporting Ultra High-Definition video formats with resolutions as high as 4096 x 2160 progressive @ 60 Hz (4K2Kp60Hz). It supports RGB/YCbCr video color formats with a color depth of 16 bpc (bits per component or 48 bits per pixel) as long as it fits within the DP and HDMI link bandwidth. This device also supports pixel encoding conversion from RGB or YCbCr444 to YCbCr420 and a YcbCr420 pass- through function. In addition, High Dynamic Range (HDR) with deep color up to 12bpc at 4Kp60Hz is supported through the conversion of RGB/YCbCr444 over DP link to YCbCr420 on the HDMI output with a horizontal expansion to CEA timings. This device offers secure reception and transmission of high bandwidth digital audio and video content with HDCP1.3 and HDCP2.2 content protection for the upstream DP interface. It also has a repeater function for HDCP1.4 and HDCP2.2 for the downstream HDMI interface. The MCDP2900 uses an external crystal of 27 MHz as a reference clock for its operation. An internal Power On Reset (POR) circuit senses the voltage on the reset input and provides the chip reset during system power-up. The device has an internal microcontroller with SPI, UART (debug only), and I2C system interface signals. It uses an external 8Mbit SPI flash memory for storing a secure signed firmware image with fail-safe recovery. Firmware update to the SPI flash is done securely through the DP AUX_CH or the I2C host interface. The secure programming (In-System-Programming), secure boot, and application FW signing process uses RSA 2048-bit root and leaf public or private key pairs.
mode for inside-the-box applications such as TVs, game consoles and other consumer equipment. Figure 2. MCDP2900 adaptor (dongle) use case an HDCP1.x repeater, or an HDCP2.2 repeater.
CEC tunneling over DP for single-point remote-control access for all connected devices. Table 1. Order codes
Table 2. Document revision history 08-Jun-2015 1 Initial release. 27-Nov-2015 2 Updated Features and Descriptions. 16-May-2016 3 Updated with changes throughout the data brief. 03-Aug-2017 4 Updated Features, Descriptions, and Ordering Information. 18-May-2018 5 Removed reference to VDD12_ON signal.
Semiconductor products may possibly experience breakdown or malfunction. Adequate care should be taken with respect to the safety design of equipment in order to prevent the occurrence of human injury, fire or social loss in the event of breakdown or malfunction of semiconductor products The overview of operations and illustration of applications described in this document indicate the conceptual method of use of the semiconductor product and do not guarantee operability in equipment in which the product is actually used. The names of companies and trademarks stated in this document are registered trademarks of the relevant companies. MegaChips Co. provides no guarantees nor grants any implementation rights with respect to industrial property rights, intellectual property rights and other such rights belonging to third parties or/and MegaChips Co. in the use of products and of technical information including information on the overview of operations and the circuit diagrams that are described in this document. The product described in this document may possibly be considered goods or technology regulated by the Foreign Currency and Foreign Trade Control Law. In the event such law applies, export license will be required under said law when exporting the product. This regulation shall be valid in Japan domestic. In the event the intention is to use the product described in this document in applications that require an extremely high standard of reliability such as nuclear systems, aerospace equipment or medical equipment for life support, please contact the sales department of MegaChips Co. in advance. All information contained in this document is subject to change without notice. Copyright © 2016 MegaChips Corporation All rights reserved Contact MegaChips Corporation Head Quarters 1-1-1 Miyahara, Yodogawa-ku Osaka 532-0003, Japan TEL: +81-6-6399-2884 MegaChips Corporation Tokyo Office 17-6 Ichiban-cho, Chiyoda-ku, Tokyo 102-0082, Japan TEL: +81-3-3512-5080 MegaChips Corporation Makuhari Office 1-3 Nakase Mihama-ku Chiba 261-8501, Japan TEL: +81-43-296-7414 MegaChips Corporation San Jose Office 2755 Orchard Pkwy, San Jose, CA 95134 U.S.A. TEL: +1-408-570-0555 MegaChips Corporation India Branch 17th Floor, Concorde Block UB City, Vittal Mallya Road, Bangalore 560-001, India MegaChips Corporation Taiwan Branch RM. B 2F, Worldwide House, No.129, Min Sheng E. Rd., Sec. 3, Taipei 105, Taiwan TEL: +886-2-2547-1297 MegaChips Corporation Tainan Office RM. 2, 8F, No.24, Da Qiao 2 Rd., Yong Kang Dist., Tainan 710, Taiwan TEL: +886-6-302-2898 MegaChips Corporation Zhunan Office No.118, Chung-Hua Rd., Chu-Nan, Miao-Li 350, Taiwan TEL: +886-37-666-156 MegaChips Corporation Shenzhen Office Room 6307, Office Tower, Shun Hing Square, 5002 Shen Nan Dong Road, Luohu District, Shenzhen 518000, P. R. China TEL: +86-755-3664-6990 TEL: +91-80-4041-3999