LT5500 LINER
Document overview
- Manufacturer or author: Provided By www.digicamel.com(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 12
Technical content
The LNA can be set to either high gain or low gain mode. provides –14dB gain and an IIP3 of + 8dBm at 2.5GHz. –2.5dBm at 2.5GHz, with –10dBm LO input power. Figure 1. 2.5GHz Receiver. Interstage Filter is Optional
5500 F01
5500 TA02
, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.
WU UPACKAGE/ORDER I FOR ATIO LT5500EGN TJMAX = 150°C, θJA = 85°C/W ORDER PART NUMBER ABSOLUTE MAXIMUM RATINGSW WW U (Note 1) Operating Ambient (Test circuit shown in Figure 3 for 1.8GHz application) VCC = 3V DC, LNA: fLNA_IN = 1.8GHz, Mixer: fMIX_IN = 1.8GHz, fLO = 1.52GHz, PLO = –10dBm, T A = 25°C, unless otherwise noted. (Notes 3, 4) TOP VIEW GN PACKAGE 24-LEAD PLASTIC SSOP EN V CC LNA_IN GND LNA_GND LNA_GND LNA_GND LNA_GND V CC MIX_GND GND IF+ GS GND LNA_OUT V CC GND LO LO+ VCC GND MIX_IN GND IF Consult LTC Marketing for parts specified with wider operating temperature ranges.
ELECTRICAL CHARACTERISTICS
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS LNA High Gain: EN = 1.35V, GS = 1.35V Frequency Range (Note 3) 1.8 to 2.7 GHz Forward Gain 15.5 18.5 dB Reverse Gain (Isolation) –39 dB Noise Figure Terminated 50 Ω Source 2.5 dB Input Return Loss No External Matching 10.5 dB Output Return Loss With External Matching 15 dB Input 1dB Compression –24 dBm Input 3rd Order Intercept Two Tone Test, ∆f = 2MHz –18 –12 dBm LNA Low Gain: EN = 1.35V, GS = 0.3V Frequency Range (Note 4) 1.8 to 2.7 GHz Forward Gain –13 –10 dB Reverse Gain (Isolation) –34 dB Noise Figure 16.5 dB Input 1dB Compression 0 dBm Input 3rd Order Intercept Two Tone Test, ∆f = 2MHz 4.5 9 dBm Mixer: EN = 1.35V, GS = 1.35V RF Frequency Range (Note 4) 1.8 to 2.7 GHz Conversion Gain 5.5 8.5 dB SSB Noise Figure Terminated 50 Ω Source 7.5 dB Input P1dB –13 dBm Input 3rd Order Intercept Two Tone Test, ∆f = 2MHz –6 –2.5 dBm
(Test circuit shown in Figure 3 for 1.8GHz application) VCC = 3V DC, LNA: fLNA_IN = 1.8GHz, Mixer: fMIX_IN = 1.8GHz, fLO = 1.52GHz, PLO = –10dBm, T A = 25°C, unless otherwise noted. (Notes 3, 4) (Test circuit shown in Figure 3 for 2.5GHz application) VCC = 3V DC, LNA: fLNA_IN = 2.5GHz, Mixer: fMIX_IN = 2.5GHz, fLO = 2.22GHz, PLO = –10dBm, T A = 25°C, unless otherwise noted. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS LO Frequency Range (Note 4) Matching Required 0.01 to 3.15 GHz IF Frequency Range (Note 3) Matching Required 10 to 450 MHz LO-IF Isolation 36 dB LO-RF Isolation 36 dB RF-LO Isolation 40 dB SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS LNA High Gain: EN = 1.35V, GS = 1.35V Forward Gain 13.5 dB Reverse Gain (Isolation) –35 dB Noise Figure Terminated 50 Ω Source 4 dB Input Return Loss No External Matching 12 dB Output Return Loss With External Matching 15 dB Input 1dB Compression –15 dBm Input 3rd Order Intercept Two Tone Test, ∆f = 2MHz –3.5 dBm LNA Low Gain: EN = 1.35V, GS = 0.3V Forward Gain –14 dB Reverse Gain (Isolation) –39 dB Noise Figure 19 dB Input 1dB Compression –1 dBm Input 3rd Order Intercept Two Tone Test, ∆f = 2MHz 8 dBm Mixer: EN = 1.35V, GS = 1.35V Conversion Gain 5d B SSB Noise Figure Terminated 50 Ω Source 9.5 dB Input P1dB –11 dBm Input 3rd Order Intercept Two Tone Test, ∆f = 2MHz –2.5 dBm LO-IF Isolation 33 dB LO-RF Isolation 37 dB RF-LO Isolation 32 dB VCC = 3V DC, TA = 25°C (Note 4) Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired. Note 2: LO Absolute Maximum Ratings apply for each LO pin separately. Note 3: Component values listed in Figure 3 for 1.8GHz evaluation board were used to guarantee 1.8GHz performance. Note 4: Specifications over the –40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls. Note 5: When EN ≤ 0.3V, enable current is <10µA. Note 6: When GS ≤ 0.3V, gain select current is <10µA. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Power Supply VCC Supply Voltage 1.8 to 5.25 V ICC HG Rx High Gain Mode EN = 1.35V, GS = 1.35V 23 33 mA ICC LG Rx Low Gain Mode EN = 1.35V, GS = 0.3V 18 31 mA ICC Off Shutdown Current EN = 0.3V, GS = 0.3V 2 25 µA IEN Enable Current EN = 1.35V (Note 5) 21 µA IGS Gain Select Current GS = 1.35V (Note 6) 21 µA
TYPICAL PERFOR A CE CHARACTERISTICS UW LNA IIP3 vs Supply Voltage and Temperature (High Gain Mode) LNA Noise Figure vs Supply Voltage (High Gain Mode) LNA IIP3 vs Supply Voltage and Temperature (Low Gain Mode) LNA Noise Figure vs Supply Voltage (Low Gain Mode) LNA Gain vs Supply Voltage and Temperature (High Gain Mode) SUPPLY VOLTAGE (V) 1.5 GAIN (dB) 5.5
5500 G01
2.5 3.5 4.52 3 4 5 –40°C, 1.8GHz –40°C, 2.5GHz 25°C, 1.8GHz 85°C, 1.8GHz 85°C, 2.5GHz 25°C, 2.5GHz SUPPLY VOLTAGE (V) 1.5 –20 IIP3 (dBm) –18 –14 –12 –10 2.5 3.5 4
5500 G02
–16 23 4.5 5 5.5 –40°C, 1.8GHz –40°C, 2.5GHz 25°C, 1.8GHz 85°C, 1.8GHz 85°C, 2.5GHz 25°C, 2.5GHz SUPPLY VOLTAGE (V) 1.5 NOISE FIGURE (dB) 3.5 4.0 4.5 3 4 5.5
5500 G03
3.0 2.5 2.0 2 2.5 3.5 4.5 5 2.5GHz TA = 25°C 1.8GHz LNA Gain vs Supply Voltage and Temperature (Low Gain Mode) SUPPLY VOLTAGE (V) 1.5 GAIN (dB) –12.0 –11.5 –11.0 5.5
5500 G04
–12.5 –13.0 –14.5 –14.0 2 2.5 3 3.5 4 4.5 5 –13.5 –10.0 –40°C, 2.5GHz 25°C, 1.8GHz 25°C, 2.5GHz 85°C, 1.8GHz 85°C, 2.5GHz SUPPLY VOLTAGE (V) 1.5 IIP3 (dBm) 2.5 3.5 4.5 5.5
5500 G05
–40°C, 1.8GHz –40°C, 2.5GHz 25°C, 2.5GHz 85°C, 1.8GHz 85°C, 2.5GHz25°C, 1.8GHz SUPPLY VOLTAGE (V) 1.5 18.0 18.5 19.5 4.5
5500 G06
17.5 17.0 2.5 3.5 5.5 16.5 16.0 19.0NOISE FIGURE (dB) 2.5GHz 1.8GHz TA = 25°C Mixer Conversion Gain vs Supply Voltage and Temperature Mixer IIP3 vs Supply Voltage and Temperature Mixer SSB Noise Figure vs Supply Voltage SUPPLY VOLTAGE (V) 1.5 CONVERSION GAIN (dB) 2.5 3.5 4.5 5.5
5500 G07
–40°C, 1.8GHz –40°C, 2.5GHz 85°C, 1.8GHz 25°C, 1.8GHz 85°C, 2.5GHz 25°C, 2.5GHz SUPPLY VOLTAGE (V) 1.5 IIP3 (dBM) 5.5
5500 G08
2.5 3.5 4.52 3 4 5 –40°C, 1.8GHz –40°C, 2.5GHz 25°C, 1.8GHz 85°C, 1.8GHz 85°C, 2.5GHz 25°C, 2.5GHz SUPPLY VOLTAGE (V) 1.5 7.0 NOISE FIGURE (dB) 7.5 8.0 8.5 9.0 2.5 3.5 4.5 5.5
5500 G09
9.5 10.0 23 4 5 2.5GHz 1.8GHz TA = 25°C
TYPICAL PERFOR A CE CHARACTERISTICS UW Mixer Conversion Gain vs LO Power Mixer IIP3 vs LO Power P(LO) (dBm) CONVERSION GAIN (dB) –20
5500 G10
2.5GHz 1.8GHz IF = 280MHz VCC = 3V TA = 25°C LNA Input Return Loss vs Supply Voltage Mixer SSB Noise Figure vs LO Power P(LO) (dBm) NOISE FIGURE (dB) –15 –25
5500 G11
–5 –10 –20 –30 2.5GHz 1.8GHz IF = 280MHz VCC = 3V TA = 25°C P(LO) (dBm) –3.0 IIP3 (dBm) –2.6 –2.2 –1.8 –5 –10 –15 –20
5500 G12
–25 –1.4 –1.0 –2.8 –2.4 –2.0 –1.6 –1.2 –30 2.5GHz 1.8GHz IF = 280MHz VCC = 3V TA = 25°C LNA Input Return Loss vs Temperature LNA Output Return Loss vs Supply Voltage VCC (V) 1.5 RETURN LOSS (dB) 5.5
5500 G13
2.5 3.5 4.5 LOW GAIN HIGH GAIN RF = 2.5GHz TA = 25°C TEMPERATURE (°C) –50 RETURN LOSS (dB) 05 0 HIGH GAIN LOW GAIN
5500 G14
RF = 2.5GHz VCC = 3V VCC (V) 1.5 RETURN LOSS (dB) 5.5
5500 G15
2.5 3.5 4.5 LOW GAIN HIGH GAIN RF = 2.5GHz TA = 25°C LNA Output Return Loss vs Temperature ICC vs Supply Voltage (High Gain Mode) ICC vs Supply Voltage (Low Gain Mode) TEMPERATURE (°C) –50
5500 G16
RETURN LOSS (dB) LOW GAIN RF = 2.5GHz VCC = 3V VCC (V) 1.5 ICC (mA)23 5.5
5500 G17
2.5 3.5 4.5 85°C 25°C –40°C VCC (V) 1.5 ICC (mA)20 5.5
5500 G18
2.5 3.5 4.5 85°C 25°C –40°C
EN (Pin 1): Enable Pin. A voltage less than 0.3V (Logic Low) disables the part. An input greater than 1.35V (Logic High) enables the part. This pin should be bypassed to ground with a 100pF capacitor. To shut down the part, this pin and GS (Pin 24) must be logic low. Voltage on this pin should not exceed V CC nor fall below ground. VCC (Pins 2, 9, 17, 21): Power Supply Pins. See Figure 6 for recommended power supply bypassing. LNA_IN (Pin 3): LNA Input Pin. The LT5500 has better than 10dB input return loss from 1.8GHz to 2.7GHz. This pin is internally biased to 0.8V and must be AC coupled. GND (Pin 4, 11, 14, 16, 20, 23): Ground Pins. These pins should be connected directly to ground. LNA_GND (Pins 5, 6, 7, 8): LNA Ground Pins. These pins control the gain of the LNA. At higher frequencies, these pins must be connected directly to ground to maximize the gain. MIX_GND (Pin 10): Mixer Ground Pin. To optimize the performance of the mixer, a 4.7nH inductor to ground is required for this pin. IF+, IF– (Pins 12, 13): Intermediate Frequency (IF) Mixer Output Pins. These pins must be inductively tied to V CC. The output can be taken differentially or transformed into a single ended output, depending on user preference and performance requirements. MIX_IN (Pin 15): Mixer RF Input. This pin is internally biased to 0.83V and must be AC coupled. An external matching network is necessary to match to a 50Ω system. LO +, LO – (Pins 18, 19): LO Input Pins. These pins are used to provide the LO drive to the mixer. The signal can be provided either single ended or differentially. These pins are internally biased to V CC – 0.2V and must be AC coupled. LNA_OUT (Pin 22): The Output Pin for the LNA. An external matching network is necessary to match to a 50Ω system. This pin must be DC coupled to the power supply. GS (Pin 24): Gain Select Pin. This pin is used to select between high gain and low gain modes. High gain mode is selected when an input voltage greater than 1.35V (Logic High) is applied to this pin. Low gain mode is selected when the applied voltage is less than 0.3V (Logic Low). This pin should be bypassed to ground with a 100pF capacitor. To shut down the part, this pin must be logic low. Voltage on this pin should not exceed V CC nor fall below ground.
5500 F03
Figure 3. Simplified Test Schematic for 1.8GHz and 2.5GHz Applications can be driven differentially as shown in Figure 5.
5500 F04
Figure 4. Alternative Mixer IF Output Matching Figure 5. Optional Transformer-Based Differential LO Drive
5500 F05
APPLICATIONS INFORMATIONWU UU Modes of Operation The LT5500 has three operating modes: 1. Shutdown 2. LNA High Gain 3. LNA Low Gain For shutdown, the EN pin and the GS pin must be at logic Low. Logic Low is defined as a control voltage below 0.3V. LNA High gain mode requires that both EN and GS pins be at logic High. Logic High is defined as a control voltage above 1.35V. LNA Low gain mode requires that the EN pin be at logic High and that the GS pin be at logic Low. Mixer operation is independent of the GS pin. The Mixer is enabled when the EN pin is at logic High. Table 1: Mode Selection EN GS LNA MIXER High High High Gain On High Low Low Gain On Low Low Shutdown Shutdown Evaluation Board Figure 6 shows the circuit schematic of the evaluation board. Each signal terminal of the evaluation board has provisions for three matching components in a T-forma- tion. In practice, two or fewer components are needed to achieve the match. In the case of the LNA input, no external components are necessary if the band select filter pro- vides the necessary AC coupling. Otherwise AC coupling must be provided. A similar consideration applies to the Mixer input pin. The LO terminal of the evaluation board was designed to permit evaluation of both single ended and differential matching configurations. The differential configuration anticipates the use of a transformer. Simi- larly, the IF output board layout was designed to permit evaluation of both transformer based and discrete compo- nent based matching. The evaluation board employs primarily 0402 surface mount components, particularly near the signal paths. All surface mount inductors must have a high self-resonance frequency. The component values necessary for 1.8GHz and 2.5GHz applications are tabulated in Figure 3. RF Layout Tips
- Use 50 Ω impedance transmission lines up to the match- ing networks. Use of ground planes is a must, particu- larly beneath the IC.
- Keep the matching networks as close to the pins as possible.
- Surface mount 0402 outline (or smaller) parts are recommended to minimize parasitic capacitances and inductances.
- Improve LO isolation and maximize component density by putting the LO signal trace on the bottom of the board. This permits either the matching components or an interstage filter to be placed directly between the LNA output and the Mixer input.
- Place bypass capacitors to ground in close proximity to the pull-up inductors on the LNA and Mixer outputs to improve component behavior and assure a good small- signal ground. CC lines must be decoupled with low impedance, broadband capacitors to prevent instability. The capaci- tors should be placed as close as possible to the V CC pins.
- Avoid use of long traces whenever possible. Long RF traces in particular lead to signal radiation, degraded isolation and higher losses.
5500 F06
Figure 6. 2.5GHz Evaluation Circuit Schematic
PART NUMBER DESCRIPTION COMMENTS LT5502 400MHz Quadrature Demodulator with RSSI 1.8V to 5.25V Supply, 70MHz to 400MHz IF, 84dB Limiting Gain, 90dB RSSI Range LT5503 1.2GHz to 2.7GHz Direct IQ Modulator and 1.8V to 5.25V Supply, Four-Step RF Power Control, Upconverting Mixer 120MHz Modulation Bandwidth LT5504 800MHz to 2.7GHz RF Measuring Receiver 80dB Dynamic Range, Temperature Compensated, 2.7V to 5.5V Supply LTC5505 300MHz to 3.5GHz RF Power Detector >40dB Dynamic Range, Temperature Compensated, 2.7V to 6V Supply LT5506/LTC5446 500MHz Quadrature IF Demodulator with VGA 1.8V to 5.25V Supply, 40MHz to 500MHz IF, Linear Power Gain LTC5507 100kHz to 1GHz RF Power Detector 48dB Dynamic Range, Temperature Compensated, 2.7V to 6V Supply LTC5508 300MHz to 7GHz RF Power Detector SC70 Package LTC5509 300MHz to 3GHz RF Power Detector 36dB Dynamic Range, SC70 Package LT5511 High Signal Level Upconverting Mixer RF Output to 3GHz, 17dBm IIP3, Integrated LO Buffer LT5512 High Signal Level Downconverting Mixer DC-3GHz, 20dBm IIP3, Integrated LO Buffer LT5515 1.5GHz to 2.5GHz Direct Conversion Quadrature Demodulator 20dBm IIP3,Integrated LO Quadrature Generator LT5516 0.8GHz to 1.5GHz Direct Conversion Quadrature Demodulator 21.5dBm IIP3,Integrated LO Quadrature Generator LT5522 600MHz to 2.7GHz High Signal Level Mixer 25dBm IIP3 at 900MHz, 21.5dBm IIP3 at 1.9GHz, Single-Ended 50 Ω Matched RF and LO Ports, Integrated LO Buffer LTC5532 300MHz to 7GHz Precision RF Power Detector Precision V OUT Offset Control, Adjustable Gain and Offset Voltage ThinSOT is a trademark of Linear Technology Corporation. © LINEAR TECHNOLOGY CORPORATION 2005 LT/TP 0305 1K PRINTED IN USA RELATED PARTS Linear Technology Corporation 1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 ● FAX: (408) 434-0507 ● www.linear.com PACKAGE DESCRIPTIONU 24-Lead Plastic SSOP (Narrow .150 Inch) (Reference LTC DWG # 05-08-1641) .337 – .344* (8.560 – 8.738) GN24 (SSOP) 0502 12 3 4 5 6 7 8 9 10 11 12 .229 – .244 (5.817 – 6.198) .150 – .157** (3.810 – 3.988) 161718192021222324 15 1413 .016 – .050 (0.406 – 1.270) .015 ± .004 (0.178 – 0.249) .053 – .068 (1.351 – 1.727) .008 – .012 (0.203 – 0.305) .004 – .0098 (0.102 – 0.249) .0250 (0.635) BSC .033 (0.838) REF .254 MIN RECOMMENDED SOLDER PAD LAYOUT .150 – .165 .0250 TYP.0165 ±.0015 .045 ±.005 *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE **DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE INCHES (MILLIMETERS) NOTE: 1. CONTROLLING DIMENSION: INCHES 2. DIMENSIONS ARE IN 3. DRAWING NOT TO SCALE