HD26C31

HD26C31 RENESAS

Document overview

• Manufacturer or author: Provided By www.digicamel.com(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 12

Technical content

Features

• TTL input compatibility
• Propagation delay time: 6 ns typ
• Output to output skew: 0.5 ns typ
• High output impedance in power off conditions
• Meets EIA standard RS-422A
• Operates from a single 5 V supply
• Three state outputs
• Low power dissipation with CMOS process
• Power up and power down protection
• Pin to pin compatible with HD26LS31
• Ordering Information Part Name Package Type Package Code Package Abbreviation Taping Abbreviation (Quantity) HD26C31FPEL SOP-16 pin (JEITA) FP-16DAV FP EL (2,000 pcs/reel)

Rev.2.00, Jul.16.2004, page 2 of 11 Pin Arrangement (Top view) GND Enable G

16 VCC

H : High level L : Low level X : Irrelevant Z : High impedance Absolute Maximum Ratings (Ta = 25°C) Item Symbol Ratings Unit Supply Voltage*2 VCC –0.5 to 7.0 V Input Voltage V IN –1.5 to VCC +1.5 V Output Voltage V OUT –0.5 to VCC +0.5 V Power Dissipation P T 500 mW Storage Temperature Range Tstg –65 to 150 °C Lead Temperature*3 Tlead 260 °C Output Current I OUT ±150 mA Supply Current I CC ±150 mA Notes: 1. The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 2. The values is defined as of ground terminal. 3. The values at 1.6 mm away from the package within 10 second, when soldering.

Rev.2.00, Jul.16.2004, page 3 of 11 Recommended Operating Conditions (Ta = –40°C to +85°C) Item Symbol Min Typ Max Unit Supply Voltage V CC 4.5 5.0 5.5 V Input Voltage V IN 0— V CC V Output Voltage V OUT 0— V CC V Operating Temperature Ta –40 25 85 °C Input Rise/Fall Time*1 tr, tf — — 500 ns Note: 1. This guarantees maximum limit when one input switches. Logic Diagram 1Z1A Enable G Enable G

Rev.2.00, Jul.16.2004, page 4 of 11 Electrical Characteristics (Ta = –40°C to +85°C) Item Symbol Min Typ Max Unit Conditions Input Voltage V IH 2.0 — — V VIL ——0 . 8 V Output Voltage V OH 2.4 3.4 — V V IN = VIH or VIL, IOH = –20 mA VOL —0 . 2 0 . 4 V V IN =VIH or VIL, IOL = 20 mA Differential Output Voltage V T 2.0 3.1 — V R L = 100 Ω 50 Ω Ω VT VOS Difference In Differential Output IVTI – IVTI ——0 . 4 V Common ModeOutput Voltage VOS —1 . 8 3 . 0 V Difference In Output Common Mode IVOS – VOSI ——0 . 4 V Input Current I IN ——± 1 . 0 µ A V IN = VCC, GND, VIH or VIL Supply Current I CC — 200 500 µA I OUT = 0 µA, VIN = VCC or GND ICC*2 —0 . 8 2 . 0 m A I OUT=0 µA, VIN = 2.4 V or 0.5 V Off State Output Current I OZ — ±0.5 ±5.0 µA V OUT = VCC or GND, G = VIL, G = VIH Short Circuit Output Current ISC*3 –30 — –150 mA V IN = VCC or GND Output Current with Power I OFF — — 100 µA V CC = 0 V, VOUT = 6 V Off I OFF — — –100 µA V CC = 0 V, VOUT = –0.25 V Notes: 1. All typical values are at V CC = Ta = 25°C. 2. 1 input: V IN = 2.4 V or 0.5 V, other inputs: VIN = VCC or GND 3. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. Switching Characteristics (Ta = –40°C to +85°C, VCC = 5 V ± 10%) Item Symbol Min Typ Max Unit Conditions Propagation Delay Time t PLH 2.0 6.0 11.0 ns Test Circuit (1) tPHL 2.0 6.0 11.0 ns Output To Output Skew Skew — 0.5 2.0 ns Differential Output Transition Time t TLH 6.0 10.0 ns Test Circuit (3) tTHL 6.0 10.0 ns Output Enable Time t ZL 11.0 19.0 ns Test Circuit (2) tZH — 13.0 21.0 ns Output Disable Time t LZ —5 . 0 9 . 0 n s tHZ — 7.0 11.0 ns Power Dissipation Capacitance C PD — 50.0 — pF Input Capacitance C IN —6 . 0 —p F

Rev.2.00, Jul.16.2004, page 5 of 11 Test Circuit 1 Palse Generator Z = 50out Ω VCC Input Output Output OPEN 1.5 V G G VCC A Y Z Note: 1. C1, C2 and C3 (40 pF) include probe and jig capacitance. R1 = R2 = 50 Ω , R3 = 500 Ω Waveforms 1 Input A 10 % 90 % tr tf 1.3 V 90 % 0 V 3 V 1.3 V 10 % Output Y OH VOL V tPHL tPLH tPLH tPHL 1.3 V 1.3 V 1.3 V 1.3 V VOH VOL Output Z 50 % 50 % 50 % Skew Skew VOH VOL Output Y Output Z 50 % VOH VOL Notes: 1. t r ≤ 6 ns, t f ≤ 6 ns 2. Input waveforms: PRR = 1 MHz, duty cycle 50%

Rev.2.00, Jul.16.2004, page 6 of 11 Test Circuit 2 VCC Output Output CLOSED 1.5 V G A Y Z Pulse Generater Z = 50out Ω G Input VCC Notes: 1. t r ≤ 6 ns, t f ≤ 6 ns 2. Input waveforms: PRR = 1 MHz, duty cycle 50% Waveforms 2 Enable G 10 % 90 % tr tf 1.3 V 90 % 0 V 3 V 1.3 V 10 % OH 1.5 V V tLZ + 0.3 V 0.8 V 2.0 V 1.5 V VOL VOL – 0.3 VVOH tHZ tZL tZH Enable G Output Y Output Z Notes: 1. t f ≤ 6 ns, t f ≤ 6 ns 2. Input waveforms: PRR = 1 MHz, duty cycle 50%

Rev.2.00, Jul.16.2004, page 7 of 11 Test Circuit 3 OPEN 1.5 V S1Pulse Generator Z = 50out Ω Input G G VCC A Y Z Ach Bch Oscilloscope Bch Invert Ach Add Bch Output Note: 1. C1, C2 and C3 (40 pF) include probe and jig capacitance. R1 = R2 = 50 Ω , R3 = 500 Ω Waveforms 3 Input A 10 % 90 % tr tf 90 % 0 V 3 V 10 % 10 % 90 % tTLH tTHL 10 % 90 % (Differential) Output Notes: 1. t r ≤ 6 ns, t f ≤ 6 ns 2. Input waveforms: PRR = 1 MHz, duty cycle 50%

Rev.2.00, Jul.16.2004, page 11 of 11 Package Dimensions Package Code JEDEC JEITA Mass (reference value) FP-16DAV Conforms 0.24 g *Ni/Pd/Au plating *0.20 ± 0.05 *0.40 ± 0.06 0.12 0.15 M

2.20 Max

5.5 10.06

0.80 Max

10.5 Max

+ 0.20 – 0.307.80 0.70 ± 0.20 0˚ – 8˚ 0.10 ± 0.10 1.15 1.27 As of January, 2003 Unit: mm

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan http://www.renesas.com Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 RENESAS SALES OFFICES © 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .1.0