F1953 Datasheet | DigiCamel IC Datasheet

Manufacturer Specifications

Compare F1953 variants.

Select a manufacturer to view its specifications, local PDF, and searchable HTML text.

2 manufacturers / 3 documents

Manufacturer	Series	Package	Documents	Available	Select specification
Renesas Technology Corp	-	-	2	PDF HTML	Viewing
Integrated Device Techn...	-	-	1	PDF HTML	View spec

Online Datasheet

Read the Renesas Technology Corp document online.

F1953_V01 RENESAS

Document overview

Manufacturer or author: Provided By www.digicamel.com(FREE DATASHEET DOWNLOAD SITE)
PDF pages: 19

Technical content

DESCRIPTION

This document describes the specification for the F1953 Digital Step Attenuator. The F1953 is part of a family of Glitch-FreeTM DSAs optimized for the demanding requirements of communications Infrastructure. These devices are offered in a compact 4 x 4 mm QFN package with 50Ω impedances for ease of integration. COMPETITIVE ADVANTAGE Digital step attenuators are used in Receivers and Transmitters to provide gain control. The F1953 is a 6-bit step attenuator optimized for these demanding applications. The silicon design has very low insertion loss and low distortion (> +60dBm IP3I.) The device has pinpoint accuracy and settles to final attenuation value within 400ns. Most importantly, the F1953 includes Renesas’ Glitch-FreeTM technology which results in less than 0.5dB of overshoot ringing during MSB transitions. This is in stark contrast to competing DSAs that glitch as much as 10dB. Lowest insertion loss for best SNR Glitch-FreeTM when transitioning – won’t damage PA or ADC Extremely accurate with low distortion

APPLICATIONS

Base Station 2G, 3G, 4G, TDD radio-cards
Repeaters and E911 systems
Digital Pre-Distortion
Point to Point Infrastructure
Public Safety Infrastructure
WIMAX Receivers and Transmitters
Military Systems, JTRS radios
RFID handheld and portable readers
Cable Infrastructure PART# MATRIX Part# Freq range Resolution / Range Control IL Pinout F1950 150 - 4000 0.25 / 31.75 Parallel & Serial -1.3 PE43702 PE43701 F1951 100 - 4000 0.50 / 31.5 Serial Only -1.2 HMC305 F1952 100 – 4000 0.50 / 15.5 Serial Only -0.9 HMC305 F1953 400 - 4000 0.50 / 31.5 Parallel & Serial -1.3 PE4302 DAT-31R5

FEATURES

Glitch-FreeTM, < 0.6dB transient overshoot
Spurious Free Design
2.7 to 3.6 V supply
Attenuation Error < 0.5dB at 2GHz
Low Insertion Loss < 1.4dB at 2GHz
Excellent Linearity >+60dBm IP3I
Fast settling time, < 400ns
Serial or Parallel Interface 31.5dB Range
Stable Integral Non-Linearity over temperature
Low Power Consumption < 200µA
Integrated DC blocking capacitors
Drop-In replacement
4 x 4 mm thin 20-VFQFPN package DEVICE BLOCK DIAGRAM

ORDERING INFORMATION

D[5:0] CLK SPI LEDATA RF2 F1953NCGI8 0.8 mm height package Green Industrial Temp range Tape & Reel RF product Line Glitch-FreeTM Glitch-FreeTM

© 2022 Renesas Electronics Corporation 2 February 9, 2022 ABSOLUTE MAXIMUM RATINGS VDD to GND -0.3V to +4.0V D[5:0], DATA, CLK,LE,VMODE -0.3V to 3.6V RF Input Power (RF1, RF2) calibration and testing +29dBm RF Input Power (RF1, RF2) continuous RF operation +23dBm θJA (Junction – Ambient) +50°C/W θJC (Junction – Case) The Case is defined as the exposed paddle +3°C/W Operating Temperature Range (Case Temperature) TC = -40°C to +100°C Maximum Junction Temperature 140 °C Storage Temperature Range -65°C to +150°C Lead Temperature (soldering, 10s) +260°C Stresses above those listed above may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ESD Caution This product features proprietary protection circuitry. However, it may be damaged if subjected to high energy ESD. Please use proper ESD precautions when handling to avoid damage or loss of performance. F1953 RECOMMENDED OPERATING CONDITIONS Parameter Comment Sym Min Typ Max Units Supply Voltage Main Supply VDD 2.7 3.0 3.6 V Temperature Range Operating Range (Case) TC -40 +100 °C Frequency Range Operating Range FRF 400 4000 MHz RF1 Impedance Single-Ended ZRF1 50 Ω RF2 Impedance Single-Ended ZRF2 50 Ω

© 2022 Renesas Electronics Corporation 3 February 9, 2022 F1953 SPECIFICATION (31.5 dB Range) Specifications apply at VDD = +3.0 V, fRF = 2000 MHz, TC= +25°C, VMODE > VIH (Serial Mode) EVkit losses are de-embedded. Parameter Comment Sym Min Typ Max Units Logic Input High CLK, DATA, LE, VMODE, D[5:0] VIH 0.7xVDD VDD V Logic Input Low CLK, DATA, LE, VMODE, D[5:0] VIL 0.3xVDD V Logic Current VMODE, D[5:0] IIH, IIL -5 +5 μA Logic Current LE IIH, IIL -35 +35 μA Supply Current Total VDD = 3V IDD 0.16 0.251 mA RF1,RF2 Return Loss 20*log(S11), 20*log(S22) S11,S22 -23 dB Minimum Attenuation D[5:0] = [000000] AMIN 1.35 1.90 dB Maximum Attenuation D[5:0] = [111111] AMAX 32.0 32.4 dB Minimum Gain Step Least Significant Bit LSB 0.50 dB Phase Delta Phase change AMIN vs. AMAX ΦΔ 39 deg Differential ATTN Error Between adjacent steps DNL 0.09 dB Integral ATTN Error Error vs. line (AMIN ref) to 13.5dB ATTN INL1 0.20 0.60 dB Integral ATTN Error Error vs. line (AMIN ref) to 31.5dB ATTN INL2 0.47 0.75 dB Input IP3  PIN = +10 dBm per tone  50 MHz Tone Separation IP3I1 IP3I2 IP3I3 +572 +53 +53 +66 +60 +60 dBm 0.1 dB Compression Please note ABS MAX PIN on Page 2  Baseline PIN = 20dBm P0.1 28.5 dBm Settling Time (parallel mode)  Start LE rising edge > VIH  End +/-0.10dB Pout settling  15.5 – 16.0 transition TLSB 400 ns Serial Clock Speed SPI 3 wire bus FCLK 10 50 MHz Serial Setup Time From rising edge of Vmode to rising edge of CLK for D5 A 20 ns Clock width Clock high pulse width B 10 ns LE setup time From rising edge of CLK pulse for D0 to LE rising edge C 10 ns LE pulse LE minimum pulse width D 30 ns SPECIFICATION NOTES: 1 – Items in min/max columns in bold italics are confirmed by Test. 2 – All other Items in min/max columns are confirmed by Design Characterization.

© 2022 Renesas Electronics Corporation 4 February 9, 2022 SERIAL CONTROL Serial mode is selected when VMODE is pulled high (> VIH), In serial mode the F1953 attenuation setting is programmed via the 3 wire bus (LE, CLK, DATA). In serial mode data is clocked in MSB first. Note the timing diagram below. Note – The F1953 includes a CLK inhibit feature designed to minimize sensitivity to CLK bus noise when the device is not being programmed. When Latch enable is high (> VIH), the CLK input is disabled and DATA will not be clocked into the shift register. It is recommended that LE be pulled high (> VIH) when the device is not being programmed. SERIAL REGISTER DEFAULT CONDITION If the device is powered up in Serial Mode, the device will default to whatever attenuation state is defined by the six parallel data input pins D5,D4,D3,D2,D1,D0 thus allowing any attenuation setting to be specified as the power up state. SERIAL REGISTER TIMING DIAGRAM: (Note the Timing Spec Intervals in Blue) SERIAL REGISTER TIMING TABLE Interval Symbol Description Min Spec Max Spec Units A From rising edge of Vmode to rising edge of CLK for D5 20 ns B Clock high pulse width 10 ns C From rising edge of CLK pulse for D0 to LE rising edge 10 ns D LE minimum pulse width 30 ns E Serial data set-up time before clock rising edge 10 ns F Serial data hold time after clock rising edge 10 ns

© 2022 Renesas Electronics Corporation 5 February 9, 2022 PARALLEL CONTROL MODE The user has the option of running in one of two parallel modes: Direct Parallel Mode or Latched Parallel Mode. DIRECT-PARALLEL MODE: Direct-parallel mode is selected when VMODE (pin 13) is < VIL and LE (pin 5) is > VIH. In this mode the device will immediately react to any voltage changes to the parallel control pins [pins 1, 15, 16, 17, 19, 20]. Use direct-parallel mode for the fastest settling time. LATCHED-PARALLEL MODE: Latched-parallel mode is selected when VMODE (pin 13) is < VIL and LE (pin 5) is toggled from < VIL to > VIH To utilize latched-parallel mode:  Set LE < VIL  Adjust pins [1, 15, 16, 17, 19, 20] to the desired attenuation setting. (Note the device will not react to these pins while LE < VIL.)  Pull LE > VIH. The device will then transition to the attenuation settings reflected by these pins. When the device is powered up In Latched Parallel Mode [VMODE < VIL and LE > VIH] the attenuation setting defaults to the state defined by the six parallel data pins [pins 1, 15, 16, 17, 19, 20] LATCHED PARALLEL MODE TIMING DIAGRAM: (Note the Timing Spec Intervals in Blue) LATCHED PARALLEL MODE TIMING TABLE: Interval Symbol Description Min Spec Max Spec Units A Serial to Parallel Mode Setup Time 100 ns B Parallel Data Hold Time 10 ns C LE minimum pulse width 10 ns D Parallel Data Setup Time 10 ns D Data Word Latched into Active Register LE V MODE Spec Interval A D C B

© 2022 Renesas Electronics Corporation 6 February 9, 2022 TYPICAL OPERATING PARAMETRIC CURVES (EVKit loss de-embedded, 3.0V unless otherwise noted) Insertion Loss vs. Frequency [AMIN] S11 vs. Frequency [TCASE = +25C, 0.5 dB steps] S11 vs. Attenuation State Attenuation vs. Freq [TCASE = +25C, 0.5 dB steps] S22 vs. Frequency [TCASE = +25C, 0.5 dB steps] S22 vs. Attenuation State TOCS CONTINUED (-2-) -4.0 -3.5 -3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0 400 800 1200 1600 2000 2400 2800 3200 3600 4000 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V RF Frequency (MHz) Insertion Loss (dB) -40 -35 -30 -25 -20 -15 -10 400 800 1200 1600 2000 2400 2800 3200 3600 4000 RF Frequency (MHz) RF1 Return Loss (dB) -40 -35 -30 -25 -20 -15 -10 0 4 8 12 16 20 24 28 -40 degC - 3.0 V - 900 MHz -40 degC - 3.0 V - 2000 MHz 25 degC - 3.0 V - 900 MHz 25 degC - 3.0 V - 2000 MHz 100 degC - 3.0 V - 900 MHz 100 degC - 3.0 V - 2000 MHz Attenuation Setting (dB) RF1 Return Loss (dB) -35 -30 -25 -20 -15 -10 400 800 1200 1600 2000 2400 2800 3200 3600 4000 RF Frequency (MHz) DSA Loss (dB) -40 -35 -30 -25 -20 -15 -10 400 800 1200 1600 2000 2400 2800 3200 3600 4000 RF Frequency (MHz) RF2 Return Loss (dB) -40 -35 -30 -25 -20 -15 -10 0 4 8 12 16 20 24 28 -40 degC - 3.0 V - 900 MHz -40 degC - 3.0 V - 2000 MHz 25 degC - 3.0 V - 900 MHz 25 degC - 3.0 V - 2000 MHz 100 degC - 3.0 V - 900 MHz 100 degC - 3.0 V - 2000 MHz Attenuation Setting (dB) RF2 Return Loss (dB)

© 2022 Renesas Electronics Corporation 7 February 9, 2022 Phase vs. Frequency Supply Current IDD [vs. Temp] Input IP3 [fRF = 1900 MHz, VDD = 3.0 V] Phase vs. Attenuation Setting Supply Current IDD [vs. VDD] Compression [fRF = 2000 MHz, ATTN = 2.5 dB] -130 -110 -90 -70 -50 -30 -10 500 800 1100 1400 1700 2000 2300 2600 2900 3200 3500 -40 degC - 3.0 V - 0 -40 degC - 3.0 V - 31.5 25 degC - 3.0 V - 0 25 degC - 3.0 V - 31.5 100 degC - 3.0 V - 0 100 degC - 3.0 V - 31.5 RF Frequency (MHz) S21 Phase (degrees) 0.0 0.1 0.2 0.3 0.4 0.5 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Total IDD (mA) Attenuation Setting (dB) 0 4 8 12 16 20 24 28 32 Input IP3 (dBm) Attenuation Setting (dB) -40C 25C 100C -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 4 8 12 16 20 24 28

400 MHz

900 MHz

1400 MHz

1900 MHz

2400 MHz

2900 MHz

3400 MHz

3900 MHz

S21 Phase (degrees) Attenuation Setting (dB) 0.00 0.10 0.20 0.30 0.40 0.50 0 4 8 12 16 20 24 28 25 degC - 3.3 V 25 degC - 3.0 V 25 degC - 2.7 V Total IDD (mA) Attenuation Setting (dB) 0.0 0.1 0.2 0.3 0.4 0.5 22 23 24 25 26 27 28 Loss Compression (dB) Input Power (dBm) -40degC 2.5 dB ATTN 25degC 2.5 dB ATTN 100degC 2.5 dB ATTN

© 2022 Renesas Electronics Corporation 8 February 9, 2022 TOCS CONTINUED (-3-) DNL [400 MHz] DNL [900 MHz] DNL [2800 MHz] DNL [700 MHz] DNL [1900 MHz] Worst Setting DNL -0.75 -0.50 -0.25 0.00 0.25 0.50 0.75 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Attenuation Setting (dB) Step Error (dB) -0.75 -0.50 -0.25 0.00 0.25 0.50 0.75 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Attenuation Setting (dB) Step Error (dB) -0.75 -0.50 -0.25 0.00 0.25 0.50 0.75 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Attenuation Setting (dB) Step Error (dB) -0.75 -0.50 -0.25 0.00 0.25 0.50 0.75 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Attenuation Setting (dB) Step Error (dB) -0.75 -0.50 -0.25 0.00 0.25 0.50 0.75 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Attenuation Setting (dB) Step Error (dB) 0.00 0.25 0.50 0.75 1.00 400 800 1200 1600 2000 2400 2800 3200 3600 4000 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Worst Setting Step Error (dB) RF Frequency (MHz)

© 2022 Renesas Electronics Corporation 9 February 9, 2022 TOCS CONTINUED (-4-) INL [400 MHz] INL [900 MHz] INL [2900 MHz] INL [700 MHz] INL [1900 MHz] Worst Setting INL -1.50 -1.25 -1.00 -0.75 -0.50 -0.25 0.00 0.25 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Attenuation Setting (dB) Absolute Error (dB) -1.50 -1.25 -1.00 -0.75 -0.50 -0.25 0.00 0.25 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Attenuation Setting (dB) Absolute Error (dB) -1.50 -1.25 -1.00 -0.75 -0.50 -0.25 0.00 0.25 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Attenuation Setting (dB) Absolute Error (dB) -1.50 -1.25 -1.00 -0.75 -0.50 -0.25 0.00 0.25 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Attenuation Setting (dB) Absolute Error (dB) -1.50 -1.25 -1.00 -0.75 -0.50 -0.25 0.00 0.25 0 4 8 12 16 20 24 28 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Attenuation Setting (dB) Absolute Error (dB) -4.0 -3.5 -3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 400 800 1200 1600 2000 2400 2800 3200 3600 4000 -40 degC - 3.0 V 25 degC - 3.0 V 100 degC - 3.0 V Worst Setting Absolute Error (dB) RF Frequency (MHz)

© 2022 Renesas Electronics Corporation 10 February 9, 2022 TOCS CONTINUED (-5-) [fRF = 900 MHz] Transient [ 15.5 to 16.0 (MSB+) 3.3V F195 3 ] The graphs ABOVE show the transient overshoot and settling time performance for both the MSB+ and MSB- cases for the F1953. The device settles very quickly (~400) ns with benign (~0.5) dB overshoot. Transient [ 15.75 to 16.00 (MSB+) Standard DSA ] Transient [ 16.0 to 15.5 (MSB-) 5.0V F195 3 ] The graphs BELOW show the transient overshoot and settling time performance for a popular competing DSA. Note the overshoot/undershoot excursion of almost 10 dB and the very long settling time. For the MSB- case, the settling time is off the scale, ~ 3 μsec. Transient [ 16.00 to 15.75 (MSB-) Standard DSA ] -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 -10.9 -9.9 -8.9 -7.9 -6.9 -5.9 -4.9 -3.9 -2.9 -1.9 -0.9 0 100 200 300 400 500 600 700 800 LE Trigger (volts) Envelope Power (dBm) Time (nsec) Glitch ~ 0.5 dB Pwr (dBm) Trigger Settling Time = 400 nsec (+/- 0.1 dB) -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 -15.20 -14.20 -13.20 -12.20 -11.20 -10.20 -9.20 -8.20 -7.20 -6.20 -5.20 -100 0 100 200 300 400 500 600 700 LE Trigger (volts) Envelope Power (dBm) Time (nsec) Pwr (dBm) Trigger Settling Time = 600nsec (+/- 0.1 dB) -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 -11.0 -10.0 -9.0 -8.0 -7.0 -6.0 -5.0 -4.0 -3.0 -2.0 -1.0 0 100 200 300 400 500 600 700 800 LE Trigger (volts) Envelope Power (dBm) Time (nsec) Glitch ~ 0.3 dB Pwr (dBm) Trigger Settling Time = 370 nsec (+/- 0.1 dB) -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 -13.57 -12.57 -11.57 -10.57 -9.57 -8.57 -7.57 -6.57 -5.57 -4.57 -3.57 -100 0 100 200 300 400 500 600 700 LE Trigger (volts) Envelope Power (dBm) Time (nsec) Pwr (dBm) Trigger Settling Time >> 1 usec

© 2022 Renesas Electronics Corporation 11 February 9, 2022 PIN DIAGRAM CLK DATA GND [internal NC] VMODE GND [internal NC] LE GND [internal NC] *RF2*RF1 Exposed Pad VDD NC GND [internal NC] Package Drawing 4 mm x 4 mm package dimension 2.06 mm x 2.06 mm exposed pad 0.5 mm pitch 20 pins 0.75 mm height 0.25 mm pad width 0.55 mm pad length 6 7 98 10 161719 1820 NC NC CO 0.35 mm TOP View (looking through the top of the package) * Device is RF Bi-Directional

© 2022 Renesas Electronics Corporation 12 February 9, 2022 PACKAGE OUTLINE DRAWINGS The package outline drawings for the 20-VFQFPN are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document. PIN DESCRIPTIONS Pin # Pin Name Pin Function 1 D5 16dB Attenuation Control Bit. Pull high for 16dB ATTN. 2 RF1 Device RF input or output (bi-directional). Internally DC blocked. 3 DATA Serial interface Data Input. 4 CLK Serial interface Clock Input. 5 LE Serial interface Latch Enable Input. Internal pull-up (100K ohm). 6 VDD Power supply pin. 7 NC No internal connection. These pins can be left unconnected, voltage applied, or connected to ground (recommended). 8 NC No internal connection. These pins can be left unconnected, voltage applied, or connected to ground (recommended). 9 NC No internal connection. These pins can be left unconnected, voltage applied, or connected to ground (recommended). 10 NC No internal connection. These pins can be left unconnected, voltage applied, or connected to ground (recommended). 11 NC No internal connection. These pins can be left unconnected, voltage applied, or connected to ground (recommended). 12 NC No internal connection. These pins can be left unconnected, voltage applied, or connected to ground (recommended). 13 VMODE Pull high for serial mode. Ground for Parallel control mode. 14 RF2 Device RF input or output (bi-directional). Internally DC blocked. 15 D4 8dB Attenuation Control Bit. Pull high for 8dB ATTN. 16 D3 4dB Attenuation Control Bit. Pull high for 4dB ATTN. 17 D2 2dB Attenuation Control Bit. Pull high for 2dB ATTN. 18 NC No internal connection. These pins can be left unconnected, voltage applied, or connected to ground (recommended). 19 D1 1dB Attenuation Control Bit. Pull high for 1dB ATTN. 20 D0 0.5dB Attenuation Control Bit. Pull high for 0.5dB ATTN. EP Exposed Paddle Connect to Ground with multiple vias for good thermal relief.

© 2022 Renesas Electronics Corporation 14 February 9, 2022 EVKIT OPERATION The picture and graphic below describe how to operate the EVkit. RF1 DC Power Serial Control Port Unused RF2 DATA Clock Latch Enable Set to ‘-‘ to use DIP switch Set to ‘+’ to use Serial Port 0.5 dB LSB 16 dB MSB

© 2022 Renesas Electronics Corporation 15 February 9, 2022 EVKIT BOM (F1953) TOP MARKINGS F1953 BOM Rev 01 PCB Rev 01 Item # Value Size Desc Mfr. Part # Mfr. Part Reference Qty 1 10nF 0402 CAP CER 10000PF 16V 10% X7R 0402 GRM155R71C103KA01D MURATA C2,12 2 2 0.1uF 0402 CAP CER 0.1UF 16V 10% X7R 0402 GRM155R71C104KA88D MURATA C1,11 2

3 Header 2 Pin TH 2 CONN HEADER VERT SGL 2POS GOLD 961102-6404-AR 3M J5,7 2

4 Header 4 Pin TH 4 CONN HEADER VERT SGL 4POS GOLD 961104-6404-AR 3M J8 1

5 Header 8 Pin TH 8 CONN HEADER VERT SGL 8POS GOLD 961108-6404-AR 3M J6 1

6 SMA_END_LAUNCH .062 SMA_END_LAUNCH (Small) 142-0711-821 Emerson Johnson J2,3,4 3 7 0 0402 RES 0.0 OHM 1/10W 0402 SMD ERJ-2GE0R00X Panasonic R1-7,12,C13,C14 10 8 3K 0402 RES 3.00K OHM 1/10W 1% 0402 SMD ERJ-2RKF3001X Panasonic R9-11 3 9 10K 0402 RES 10K OHM 1/10W 1% 0402 SMD ERJ-2RKF1002X Panasonic R8,15-17 4 10 100K 0402 RES 100KOHM 1/10W 1% 0402 SMD ERJ-2RKF104X Panasonic R13 1 11 267K 0402 RES 267K OHM 1/10W 1% 0402 SMD ERJ-2RKF2673X Panasonic R14 1

12 DIPSwitch TH 10 8 POSITION DIP SWITCH KAT1108E E-Switch U1 1

13 Digital Step Attenuator F1953Z F1953Z IDT U2 1

14 PCB PCB Rev 01 F1953S Evkit Rev 01 SBC 1

15 100pF 0402 CAP CER 100PF 16V 10% X7R 0402 GRM155R71C103KA01D MURATA C3-10,15-20 DNP 16 SMA_END_LAUNCH .062 SMA_END_LAUNCH (Small) 142-0711-821 Emerson Johnson J1 DNP Total 33 11/15/2012 IDTF 19

53 NCGI

[xYYWWxxx] (Week 04 of 2013)

© 2022 Renesas Electronics Corporation 16 February 9, 2022 EVKIT THROUGH-REFLECT-LINE (TRL) CALIBRATION The “Through-Reflect-Line” (TRL) method [1] is used to de-embed the evaluation board losses from the S- parameter measurements of the F1953. This method requires the use of three standards: a through, a reflection, and a line. The TRL method has the advantage over other calibration methods in that it requires only one of these three standards to be well defined. The TRL through which is used for the F1953 TRL calibration was constructed identically to the evaluation board, minus the DUT and its corresponding length. Therefore, the through corresponds to a precise zero length connection between the input and output reference planes of the DUT. This through satisfies the requirement of the TRL method that one of the three standards be precisely specified. The TRL reflection standard used is constructed identically to the input and output lines of the evaluation board, with a short placed at the reference plane of the DUT. In accordance with the TRL method’s requirements, the actual magnitude and phase were not accurately specified, but the phase was known to within 90 degrees and the TRL reflection standard has a magnitude close to one. The TRL line standard is identical to the TRL through, but with an additional length of 0.8 inches (2cm). This satisfies the TRL method’s requirement that the TRL be a different length than the TRL through, that it have the same impedance and propagation constant as the through, and that the phase difference between the through and the line be between 20 degrees and 160 degrees. The difference in length yields a phase difference of approximately 20 degrees at 500MHz, and a phase difference of 160 degrees at 4GHz. Standards used for F195x TRL calibration F1953 evaluation circuit Engen, G.F.; Hoer, C.A.; “Thru-Reflect-Line: An Improved Technique for Calibrating the Dual Six-Port Automatic Network Analyzer,” IEEE Transactions on Microwave Theory and Techniques, Volume: 27 Issue:12, pp. 987 – 993, Dec 1979.

Revision History

February 9, 2022 Rebranded to Renesas. September 5, 2018  Updated document template.  Updated Package Outline Drawings section. Now references the latest official drawing. No changes to dimensions.  Added disclaimer paragraph. December 3, 2015  Corrected logic voltage.  Add recommended operating conditions table.  Updated serial timing figure.  Updated pin description table.  Updated evaluation board schematic. April 10, 2014  Correct top marking drawing. March 30, 2013  Initial release.

164.00 ±0.15 2.06 ±0.10 0.75 ±0.05 0.25 0.55 ±0.10 0.35 0.05 Max.(0.20)CSeating Plane0.08C 0.50 4.300.250.50 2.06 2.90 0.702.06 4.30 Pin 1 ID 201 TOP VIEW SIDE VIEW BOTTOM VIEW RECOMMENDED LAND PATTERN(PCB Top View, NSMD Design) Package Outline (0.42) 0.35 © Renesas Electronics Corporation

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com Contact Information For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com /contact-us/ . Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. (Disclaimer Rev.1.01) © 2025 Renesas Electronics Corporation. All rights reserved.

Selected Specification

Renesas Technology Corp F1953 overview.

Change manufacturer

Summary

6-bit Digital Step Attenuator 400 to 4000 MHz February 9, 2022

Description

6-bit Digital Step Attenuator 400 to 4000 MHz February 9, 2022

Source title F1953_V01 Datasheet(PDF) - Renesas Technology Corp

Related Parts

More parts from the same family.

Browse manufacturer