Summary
125 MHz- 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface
Description
125 MHz- 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface
Source title
DS32EL0124SQ Datasheet(PDF) - National Semiconductor (TI)