DM74S112 integrated circuit reference

IC

DM74S112

Fairchild Semiconductor

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

Manufacturer variants
1
Selected specification
Fairchild Semiconductor
Documents
1

Manufacturer Specifications

Compare DM74S112 variants.

Select a manufacturer to view its specifications, local PDF, and searchable HTML text.

1 manufacturers / 1 documents
Manufacturer Series Package Documents Available Select specification
Fairchild Semiconductor - - 1 PDF HTML Viewing

Selected Specification

Fairchild Semiconductor DM74S112 overview.

Summary

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

Description

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

Source title DM74S112 Datasheet(PDF) - Fairchild Semiconductor