Summary
36-Mbit QDR짰 II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
Description
36-Mbit QDR짰 II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
Source title
CY7C2245KV18 Datasheet(PDF) - Cypress Semiconductor