Summary
144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
Description
144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
Source title
CY7C1668KV18-550BZXC Datasheet(PDF) - Cypress Semiconductor