Summary
36-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
Description
36-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
Source title
CY7C1268KV18-400BZC Datasheet(PDF) - Cypress Semiconductor