Summary
36-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
Description
36-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
Source title
CY7C1250KV18-400BZI Datasheet(PDF) - Cypress Semiconductor