Summary
36-Mbit QDR??II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
Description
36-Mbit QDR??II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
Source title
CY7C1241V18 Datasheet(PDF) - Cypress Semiconductor