Memory
Cypress Semiconductor
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
Manufacturer Specifications
Select a manufacturer to view its specifications, local PDF, and searchable HTML text.
| Manufacturer | Series | Package | Documents | Available | Select specification |
|---|---|---|---|---|---|
| Cypress Semiconductor | - | - | 1 | PDF HTML | Viewing |
Selected Specification
Summary
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
Description
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
Related Parts
