Summary
18-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
Description
18-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
Source title
CY7C11481KV18 Datasheet(PDF) - Cypress Semiconductor