AT27BV020_07 ATMEL

Document overview

  • Manufacturer or author: Provided By digicamel.com
  • PDF pages: 15

Technical content

Features

  • Fast Read Access Time – 90 ns  Dual Voltage Range Operation – Unregulated Battery Power Su pply Range, 2.7V to 3.6V or Standard 5V ± 10% Supply Range  Compatible with JEDEC Standard AT27C020  Low-power CMOS Operation – 20 µA Max (Less than 1 µA Typical) Standby for VCC = 3.6V – 29 mW Max Active at 5 MHz for V CC = 3.6V  Wide Selection of JEDEC Standard Packages – 32-lead PLCC – 32-lead TSOP – 32-lead VSOP  High Reliability CMOS Technology – 2,000V ESD Protection – 200 mA Latch-up Immunity  Rapid Programming Algorithm – 100 µs/Byte (Typical)  CMOS and TTL Compatible Inputs and Outputs – JEDEC Standard for LVTTL and LVBO  Integrated Product Identification Code  Industrial Temperature Range  Green (Pb/Halide-free) Packaging Option 1. Description The AT27BV020 is a high-performance, low-power, low-voltage, 2,097,152-bit, one- time programmable, read-only memory (OTP EPROM) organized as 256K by 8 bits. It requires only one supply in the range of 2.7 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power. Atmel’s innovative design tec hniques provide fast speeds that rival 5V parts while keeping the low power consumpt ion of a 3V supply. At V CC = 2.7V, any byte can be accessed in less than 90 ns. With a typical power dissipation of only 18 mW at 5 MHz and V CC = 3V, the AT27BV020 consumes less than one fifth the power of a standard 5V EPROM. Standby mode supply current is typically less than 1 µA at 3V. The AT27BV020 simplifies system design and st retches battery lifetime even further by eliminating the need for power supply regulation The AT27BV020 is available in industry-standard JEDEC approved one-time pro- grammable (OTP) plastic PLCC, TSOP and VSOP packages, as well as a 42-ball, 1 mm pitch. All devices feature two-line control (CE , OE) to give designers the flexibil- ity to prevent bus contention. The AT27BV020 operating with VCC at 3.0V produces TTL level outputs that are com- patible with standard TTL logic devices operating at V CC = 5.0V. At V CC = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) inter- face specifications. The device is also c apable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts. 2-megabit (256K x 8) Unregulated Battery-Voltage High-speed OTP EPROM AT27BV020 0902F–EPROM–12/07

0902F–EPROM–12/07 AT27BV020 Atmel's AT27BV020 has additional features to ens ure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guaran- tees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifi es the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages. The AT27BV020 programs exactly the same way as a standard 5V AT27C020 and uses the same programming equipment. 2. Pin Configurations 2.1 32-lead TSOP, VSO P (Type 1) Top View 2.2 32-lead PLCC Top View Pin Name Function A0 - A17 Addresses O0 - O7 Outputs CE Chip Enable OE Output Enable PGM Program Strobe NC No Connect A11 A13 A14 A17 PGM VCC VPP A16 A15 A12 OE A10 CE GND A14 A13 A11 OE A10 CE GND A12 A15 A16 VPP VCC PGM A17

0902F–EPROM–12/07 AT27BV020 3. System Considerations Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by th e system design, these transients may exceed datasheet limits, resulting in device nonconform ance. At a minimum, a 0.1 µF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V CC and Ground terminals of the device, as close to the device as possible. Addi tionally, to stabilize the supply vo ltage level on prin ted circuit boards with large EPROM arrays, a 4.7 µF bulk electr olytic capacitor shoul d be utilized, again con- nected between the VCC and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array. 4. Block Diagram Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V fo r pulses of less than 20 ns.Maximum output pin voltage is VCC + 0.75V DC which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns. 5. Absolute Maximum Ratings* Maximum Ratings” may cause permanent dam- age to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Voltage on Any Pin with (1) Voltage on A9 with VPP Supply Voltage with

0902F–EPROM–12/07 AT27BV020 Notes: 1. X Can be V IL or VIH. 3. Refer to Programming Characterist ics. Programming modes requires VCC = 6.5V. 5. Two identifier bytes may be selected. All Ai inputs are held low (V IL), except A9 which is set to VH and A0 which is toggled low (VIL) to select the Manufacturer’s Identification byte and high (VIH) to select the Device Code byte. 6. Operating Modes Mode/Pin CE OE PGM Ai V PP VCC Outputs Read(2) VIL VIL X(1) Ai X V CC DOUT Output Disable(2) X V IH XXX V CC High-Z Standby(2) VIH XX X X V CC High-Z Rapid Program(3) VIL VIH VIL Ai V PP VCC DIN PGM Verify(3) VIL VIL VIH Ai V PP VCC DOUT PGM Inhibit(3) VIH XX X V PP VCC High-Z Product Identification(3)(5) VIL VIL X A9 = VH (4) A0 = VIH or VIL A1 - A17 = VIL XV CC Identification Code 7. DC and AC Operating Cond itions for Read Operation AT27BV020-90 Industrial Operating Temperature (Case) -40°C - 85°C VCC Power Supply 2.7V to 3.6V 5V ± 10%

0902F–EPROM–12/07 AT27BV020 Notes: 1. V CC must be applied simultaneously with or before VPP, and removed simultaneously with or after VPP. 2. V PP may be connected directly to VCC, expect during programming. The supply current would then be the sum of ICC and IPP. 8. DC and Operating Characteristics for Read Operation Symbol Parameter Condition Min Max Units VCC = 2.7V to 3.6V ILI Input Load Current V IN = 0V to VCC ±1µ A ILO Output Leakage Current V OUT = 0V to VCC ±5µ A IPP1 (2) VPP (1) Read/Standby Current V PP = VCC 10 µA ISB VCC (1) Standby Current ISB1 (CMOS), CE = VCC ± 0.3V 20 µA ISB2 (TTL), CE = 2.0 to VCC + 0.5V 100 µA ICC VCC Active Current f = 5 MHz, I OUT = 0 mA, CE = VIL, VCC = 3.6V 8 mA VIL Input Low Voltage VCC = 3.0 to 3.6V -0.6 0.8 V VCC = 2.7 to 3.6V -0.6 0.2 x V CC V VIH Input High Voltage VCC = 3.0 to 3.6V 2.0 V CC + 0.5 V VCC = 2.7 to 3.6V 0.7 x V CC VCC + 0.5 V VOL Output Low Voltage IOL = 2.0 mA 0.4 V IOL = 100 µA 0.2 V IOL = 20 µA 0.1 V VOH Output High Voltage IOH = -2.0 mA 2.4 V IOH = -100 µA V CC - 0.2 V IOH = -20 µA V CC - 0.1 V VCC = 4.5V to 5.5V ILI Input Load Current V IN = 0V to VCC ±1µ A ILO Output Leakage Current V OUT = 0V to VCC ±5µ A IPP1 (2) VPP (1) Read/Standby Current V PP = VCC 10 µA ISB VCC (1) Standby Current ISB1 (CMOS), CE = VCC ± 0.3V 100 µA ISB2 (TTL), CE = 2.0 to VCC + 0.5V 1 mA ICC VCC Active Current f = 5 MHz, I OUT = 0 mA, CE = VIL 25 mA VIL Input Low Voltage -0.6 0.8 V VIH Input High Voltage 2.0 V CC + 0.5 V VOL Output Low Voltage I OL = 2.1 mA 0.4 V VOH Output High Voltage I OH = -400 µA 2.4 V

0902F–EPROM–12/07 AT27BV020 10. AC Waveforms for Read Operation(1) 2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE. 3. OE may be delayed up to tACC - tOE after the address is valid without impact on tACC. 4. This parameter is only sampled and is not 100% tested. 5. Output float is defined as t he point when data is no longer driven. 9. AC Characteristics for Read Operation VCC = 2.7V to 3.6V and 4.5V to 5.5V Symbol Parameter Condition AT27BV020-90 Min Max Units tACC (3) Address to Output Delay CE = OE = VIL 90 ns tCE (2) CE to Output Delay OE = VIL 90 ns tOE (2)(3) OE to Output Delay CE = VIL 50 ns tDF (4)(5) OE or CE High to Output Float, Whichever Occurred First 40 ns tOH Output Hold from Address, CE or OE, Whichever Occurred First 0n s

0902F–EPROM–12/07 AT27BV020 11. Input Test Waveform and Measurement Level 12. Output Test Load l Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. tR, tF < 20 ns (10% to 90%) Note: CL = 100 pF including jig capacitance. 13. Pin Capacitance f = 1 MHz, T = 25°C(1) Symbol Typ Max Units Conditions CIN 48 p F V IN = 0V COUT 81 2 p F V OUT = 0V

0902F–EPROM–12/07 AT27BV020 14. Programming Waveforms(1) Notes: 1. The Input Timing Reference is 0.8V for V IL and 2.0V for VIH. 2. t OE and tDFP are characteristics of the device but must be accommodated by the programmer. 3. When programming the AT27BV020 a 0. 1 µF capacitor is required across VPP and ground to suppress spurious voltage transients. 15. DC Programming Characteristics TA = 25 ± 5° C, VCC = 6.5 ± 0.25V, VPP = 13.0 ± 0.25V Symbol Parameter Test Conditions Limits UnitsMin Max ILI Input Load Current V IN = VIL,VIH ±10 µA VIL Input Low Level -0.6 0.8 V VIH Input High Level 2.0 V CC + 0.5 V VOL Output Low Voltage I OL = 2.1 mA 0.4 V VOH Output High Voltage I OH = -400 µA 2.4 V ICC2 VCC Supply Current (Program and Verify) 40 mA IPP2 VPP Supply Current CE = PGM = VIL 20 mA VID A9 Product Identification Voltage 11.5 12.5 V

0902F–EPROM–12/07 AT27BV020 Notes: 1. V CC must be applied simultaneously or before VPP and removed simultaneously or after VPP. 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram. 3. Program Pulse width tolerance is 100 µsec ± 5%. Note: 1. The AT27BV020 has the same Product Identification Code as the AT27C020. Both are programming compatible. 16. AC Programming Characteristics TA = 25 ± 5°C, VCC = 6.5 ± 0.25V, VPP = 13.0 ± 0.25V Symbol Parameter Test Conditions (1) Limits UnitsMin Max tAS Address Setup Time Input Rise and Fall Times: (10% to 90%) 20 ns Input Pulse Levels: 0.45V to 2.4V Input Timing Reference Level: 0.8V to 2.0V Output Timing Reference Level: 0.8V to 2.0V 2µ s tCES CE Setup Time 2 µs tOES OE Setup Time 2 µs tDS Data Setup Time 2 µs tAH Address Hold Time 0 µs tDH Data Hold Time 2 µs tDFP OE High to Output Float Delay(3) 01 3 0 n s tVPS VPP Setup Time 2 µs tVCS VCC Setup Time 2 µs tPW PGM Program Pulse Width(2) 95 105 µs tOE Data Valid from OE 150 ns tPRT VPP Pulse Rise Time During Programming 50 ns 17. Atmel’s AT27BV020 Integrated Product Identification Code(1) Codes Pins Hex DataA0 O7 O6 O5 O4 O3 O2 O1 O0 M a n u f a c t u r e r 000011110 1 E D e v i c e T y p e 110000110 8 6

0902F–EPROM–12/07 AT27BV020 18. Rapid Programming Algorithm A 100 µs PGM pulse width is used to program. The address is set to the first location. V CC is raised to 6.5V and V PP is raised to 13.0V. Each address is first programmed with one 100 µs PGM pulse without verification. Then a verifica tion/reprogramming loop is executed for each address. In the event a byte fails to pass veri fication, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V PP is then lowered to 5.0V and V CC to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.

0902F–EPROM–12/07 AT27BV020 19. Ordering Information Note: 1. The 32-lead VSOP package is not recommended for new designs.

19.1 Standard Package

tACC (ns) ICC (mA) VCC = 3.6V Ordering Code Package Operation RangeActive Standby 90 8 0.02 AT27BV020-90JI AT27BV020-90TI AT27BV020-90VI 32J 32T 32V (1) Industrial (-40° C to 85° C) Note: Not recommended for new designs. Use Green package option.

19.2 Green Package Op tion (Pb/Halide-free)

tACC (ns) ICC (mA) VCC = 3.6V Ordering Code Package Operation RangeActive Standby 90 8 0.02 AT27BV020-90JU AT27BV020-90TU 32J 32T Industrial (-40° C to 85° C) Package Type 32J 32-lead, Plastic J-leaded Chip Carrier (PLCC) 32T 32-lead, Plastic Thin Small Outline Package (TSOP) 32V 32-lead, Plastic Thin Small Outline Package (VSOP)

0902F–EPROM–12/07 AT27BV020 20. Packaging Information 20.1 32J – PLCC DRAWING NO. REV.

2325 Orchard Parkway

San Jose, CA 95131R TITLE 32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC) B32J 10/04/01 1.14(0.045) X 45˚ PIN NO. 1 IDENTIFIER 1.14(0.045) X 45˚ 0.51(0.020)MAX 0.318(0.0125) 0.191(0.0075) 45˚ MAX (3X) A B1 E2 B e E1 E D COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX NOTE Notes: 1. This package conforms to JEDEC reference MS-016, Variation AE. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line. 3. Lead coplanarity is 0.004" (0.102 mm) maximum. A 3.175 – 3.556 A1 1.524 – 2.413 A2 0.381 – – D 12.319 – 12.573 D1 11.354 – 11.506 Note 2 D2 9.906 – 10.922 E 14.859 – 15.113 E1 13.894 – 14.046 Note 2 E2 12.471 – 13.487 B 0.660 – 0.813 B1 0.330 – 0.533 e 1.270 TYP

0902F–EPROM–12/07 AT27BV020 20.2 32T – TSOP San Jose, CA 95131 TITLE DRAWING NO. R REV. 32T, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP) B32T 10/18/01 PIN 1 D1 D Pin 1 Identifier be E A 0º ~ 8º c L GAGE PLANESEATING PLANE COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX NOTE Notes: 1. This package conforms to JEDEC reference MO-142, Variation BD. 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side. 3. Lead coplanarity is 0.10 mm maximum. A – – 1.20 A1 0.05 – 0.15 A2 0.95 1.00 1.05 D 19.80 20.00 20.20 D1 18.30 18.40 18.50 Note 2 E 7.90 8.00 8.10 Note 2 L 0.50 0.60 0.70 L1 0.25 BASIC b 0.17 0.22 0.27 c 0.10 – 0.21 e 0.50 BASIC

0902F–EPROM–12/07 AT27BV020 20.3 32V – VSOP San Jose, CA 95131 TITLE DRAWING NO. R REV. 32V, 32-lead (8 x 14 mm Package) Plastic Thin Small Outline Package, Type I (VSOP) B32V 10/18/01 PIN 1 D1 D Pin 1 Identifier be E A 0º ~ 8º c L GAGE PLANESEATING PLANE COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX NOTE Notes: 1. This package conforms to JEDEC reference MO-142, Variation BA. 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side. 3. Lead coplanarity is 0.10 mm maximum. A – – 1.20 A1 0.05 – 0.15 A2 0.95 1.00 1.05 D 13.80 14.00 14.20 D1 12.30 12.40 12.50 Note 2 E 7.90 8.00 8.10 Note 2 L 0.50 0.60 0.70 L1 0.25 BASIC b 0.17 0.22 0.27 c 0.10 – 0.21 e 0.50 BASIC

0902F–EPROM–12/07 Headquarters International Atmel Corporation San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Atmel Asia Room 1219 Chinachem Golden Plaza

77 Mody Road Tsimshatsui

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309

78054 Saint-Quentin-en-

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Product Contact Web Site www.atmel.com Technical Support eprom@atmel.com Sales Contact www.atmel.com/contacts Literature Requests www.atmel.com/literature Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL ’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL ’S WEB SITE, ATMEL ASSUMES NO LI ABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTOR Y WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICU LAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR I NCIDEN- TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATME L HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or co mpleteness of the contents of this document and reserves the ri ght to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained her ein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not int ended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2007 Atmel Corporation. All rights reserved. Atmel ®, logo and combinations thereof, and others ar e registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.