Download PDFDATASHEET SEARCH SITE
Document overview
- Manufacturer or author: Provided By digicamel.com
- PDF pages: 24
Technical content
Features
Serial Peripheral Interface (SPI) compatible Supports SPI Modes 0 (0,0) and 3 (1,1) Datasheet describes Mode 0 operation Low-voltage and standard-voltage operation 1.8V (VCC = 1.8V to 5.5V) 20MHz clock rate (5V) 32-byte Page mode Block Write Protection Protect 1/4, 1/2, or entire array Write Protect (WP) pin and Write Disable instructions for both hardware and software data protection Self-timed write cycle (5ms max) High reliability Endurance: 1,000,000 write cycles Data retention: 100 years Green (Pb/Halide-free/RoHS compliant) packaging options Die sales: wafer form, tape and reel, and bumped wafers
Description
The Atmel® AT25320B/640B provides 32768-/65536-bits of Serial Electrically- erasable Programmable Read-Only Memory (EEPROM) organized as 4096/8192 words of eight bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT25320B/640B is available in space-saving 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead UDFN, 8-lead XDFN, and 8-ball VFBGA packages. The AT25320B/640B is enabled through the Chip Select pin ( CS) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before Write. Atmel AT25320B and AT25640B SPI Serial EEPROM 32Kb (4096 x 8) and 64Kb (8192 x 8) DATASHEET
2Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 1. Pin Configurations and Pinouts Block Write Protection is enabled by programming the status register with one of four blocks of write protection. Separate Program Enable and Program Disable instructions are provided for additional data protection. Hardware data protection is provided via the WP pin to protect against inadvertent write attempts to the status register. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence. Table 1-1. Pin Configurations Figure 1-1. Pinouts Pin Name Function CS Chip Select SCK Serial Data Clock SI Serial Data Input SO Serial Data Output GND Ground VCC Power Supply WP Write Protect HOLD Suspends Serial Input Note: Drawings are not to scale. CS SO WP GND 8-lead SOIC VCC HOLD SCK SI 8-lead TSSOP Top View Top View CS SO WP GND VCC HOLD SCK SI 8-ball VFBGA Bottom View 8-pad UDFN Bottom View VCC HOLD SCK SI CS SO WP GND 8-pad XDFN Bottom View VCC HOLD SCK SI CS SO WP GNDVCC HOLD SCK SI CS SO WP GND
3Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 2. Block Diagram VCC GND SI SCK SO Status Register Memory Array 4096/8192 x 8 Address Decoder Data Register Output Buffer Mode Decode Logic Clock Generator HOLD CS WP
4Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 3. Electrical Characteristics
3.1 Absolute Maximum Ratings*
3.2 Pin Capacitance (1)
Note: 1. This parameter is characterized and is not 100% tested.
3.3 DC Characteristics
Notes: 1. V IL min and VIH max are reference only and are not tested. 2. Worst case measured at 85 °C. Voltage on Any Pin *Notice: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Applicable over recommended operating range from TA = 25C, f = 1.0MHz, VCC = 5.0V (unless otherwise noted). Symbol Test Conditions Max Units Conditions COUT Output Capacitance (SO) 8 pF VOUT = 0V CIN Input Capacitance (CS, SCK, SI, WP, HOLD) 6 pF VIN = 0V Applicable over recommended operating range from: TAI = -40C to +85C, VCC = 1.8V to 5.5V (unless otherwise noted). Symbol Parameter Test Condition Min Typ Max Units VCC1 Supply Voltage 1.8 5.5 V VCC2 Supply Voltage 2.5 5.5 V VCC3 Supply Voltage 4.5 5.5 V ICC1 Supply Current VCC = 5.0V at 20MHz, SO = Open, Read 7.5 10.0 mA ICC2 Supply Current VCC = 5.0V at 20MHz, SO = Open, Read, Write 4.0 10.0 mA ICC3 Supply Current VCC = 5.0V at 5MHz, SO = Open, Read, Write 4.0 6.0 mA ISB1 Standby Current VCC = 1.8V, CS = VCC < 0.1 6.0(2) μA ISB2 Standby Current VCC = 2.5V, CS = VCC 0.3 7.0(2) μA ISB3 Standby Current VCC = 5.0V, CS = VCC 2.0 10.0(2) μA IIL Input Leakage VIN = 0V to VCC –3.0 3.0 μA IOL Output Leakage VIN = 0V to VCC, TAC = 0°C to 70°C –3.0 3.0 μA VIL (1) Input Low-voltage –0.6 VCC x 0.3 V VIH (1) Input High-voltage VCC x 0.7 VCC + 0.5 V VOL1 Output Low-voltage 3.6V VCC 5.5V IOL = 3.0mA 0.4 V VOH1 Output High-voltage IOH = 1.6mA VCC - 0.8 V VOL2 Output Low-voltage 1.8V VCC 3.6V IOL = 0.15mA 0.2 V VOH2 Output High-voltage IOH = 100μA VCC - 0.2 V
5Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012
3.4 AC Characteristics
Applicable over recommended operating range from TAI = –40°C to +85°C, VCC = As Specified, CL = 1 TTL Gate and 30pF (unless otherwise noted). Symbol Parameter Voltage Min Max Units fSCK SCK Clock Frequency 4.5–5.5 2.5–5.5 1.8–5.5 MHz tRI Input Rise Time 4.5–5.5 2.5–5.5 1.8–5.5 μs tFI Input Fall Time 4.5–5.5 2.5–5.5 1.8–5.5 μs tWH SCK High Time 4.5–5.5 2.5–5.5 1.8–5.5 ns tWL SCK Low Time 4.5–5.5 2.5–5.5 1.8–5.5 ns tCS CS High Time 4.5–5.5 2.5–5.5 1.8–5.5 100 ns tCSS CS Setup Time 4.5–5.5 2.5–5.5 1.8–5.5 100 ns tCSH CS Hold Time 4.5–5.5 2.5–5.5 1.8–5.5 100 ns tSU Data In Setup Time 4.5–5.5 2.5–5.5 1.8–5.5 ns tH Data In Hold Time 4.5–5.5 2.5–5.5 1.8–5.5 ns tHD HOLD Setup Time 4.5–5.5 2.5–5.5 1.8–5.5 tCD HOLD Hold Time 4.5–5.5 2.5–5.5 1.8–5.5 ns tV Output Valid 4.5–5.5 2.5–5.5 1.8–5.5 ns tHO Output Hold Time 4.5–5.5 2.5–5.5 1.8–5.5 ns
6Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 Note: 1. This parameter is characterized and is not 100% tested. 4. Serial Interface Description Master: The device that generates the serial clock. Slave: Because the Serial Clock pin (SCK) is always an input, the AT25320B/640B always operates as a slave. Transmitter/receiver: The AT25320B/640B has separate pins designated for data transmission (SO) and reception (SI). MSB: The Most Significant Bit (MSB) is the first bit transmitted and received. Serial Opcode: After the device is selected with CS going low, the first byte will be received. This byte contains the opcode that defines the operations to be performed. Invalid Opcode: If an invalid opcode is received, no data will be shifted into the AT25320B/640B, and the Serial Output pin (SO) will remain in a high-impedance state until the falling edge of CS is detected again. This will reinitialize the serial communication. Chip Select: The AT25320B/640B is selected when the CS pin is low. When the device is not selected, data will not be accepted via the SI pin, and the Serial Output pin (SO) will remain in a high-impedance state. Hold: The HOLD pin is used in conjunction with the CS pin to pause the AT25320B/640B. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high-impedance state. Write Protect: The Write Protect pin (WP) will allow normal read/write operations when held high. When the WP pin is brought low and WPEN bit is one, all write operations to the status register are inhibited. WP going low while CS is still low will interrupt a Write to the status register. If the internal write cycle has already been initiated, WP going low will have no effect on any write operation to the status register. The WP pin function is blocked when the WPEN bit in the status register is zero. This will allow the user to install the AT25320B/640B in a system with the WP pin tied to ground and still be able to write to the status register. All WP pin functions are enabled when the WPEN bit is set to one. tLZ HOLD to Output Low Z 4.5–5.5 2.5–5.5 1.8–5.5 100 ns tHZ HOLD to Output High Z 4.5–5.5 2.5–5.5 1.8–5.5 200 ns tDIS Output Disable Time 4.5–5.5 2.5–5.5 1.8–5.5 200 ns tWC Write Cycle Time 4.5–5.5 2.5–5.5 1.8–5.5 ms Endurance(1) 3.3V, 25°C, Page Mode 1M Write Cycles
3.4 AC Characteristics (Continued)
Applicable over recommended operating range from TAI = –40°C to +85°C, VCC = As Specified, CL = 1 TTL Gate and 30pF (unless otherwise noted). Symbol Parameter Voltage Min Max Units
7Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 Figure 4-1. SPI Serial Interface Master: Microcontroller Slave: AT25320B/640B Data Out (MOSI) Data In (MISO) Serial Clock (SPI CK) SS0 SS1 SS2 SS3 SI SO SCK CS SI SO SCK CS SI SO SCK CS SI SO SCK CS
8Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 5. Functional Description The AT25320B/640B is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of the 6805 and 68HC11 series of microcontrollers. The AT25320B/640B utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 5-1. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low CS transition. Table 5-1. Instruction Set Write Enable (WREN): The device will power-up in the write disable state when VCC is applied. All programming instructions must therefore be preceded by a Write Enable instruction. Write Disable (WRDI): To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the WP pin. Read Status Register (RDSR): The Read Status Register instruction provides access to the status register. The Ready/Busy and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection Bits indicate the extent of protection employed. These bits are set by using the WRSR instruction. Table 5-2. Status Register Format Table 5-3. Read Status Register Bit Definition Instruction Name Instruction Format Operation WREN 0000 X110 Set Write Enable Latch WRDI 0000 X100 Reset Write Enable Latch RDSR 0000 X101 Read Status Register WRSR 0000 X001 Write Status Register READ 0000 X011 Read Data from Memory Array WRITE 0000 X010 Write Data to Memory Array Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 WPEN X X X BP1 BP0 WEN RDY Bit Definition Bit 0 (RDY) Bit 0 = 0 (RDY) indicates the device is READY. Bit 0 = 1 indicates the write cycle is in progress. Bit 1 (WEN) Bit 1= 0 indicates the device is not WRITE ENABLED. Bit 1 = 1 indicates the device is write enabled. Bit 2 (BP0) See Table 5-4 on page 9. Bit 3 (BP1) See Table 5-4 on page 9. Bits 4–6 are zeros when device is not in an internal write cycle. Bit 7 (WPEN) See Table 5-5 on page 9. Bits 0–7 are ones during an internal write cycle.
9Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 Write Status Register (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25320B/640B is divided into four array segments. One-quarter, one-half, or all of the memory segments can be protected. Any of the data within any selected segment will therefore be read-only. The Block Write Protection levels and corresponding status register control bits are shown in Table 5-4. The three bits BP0, BP1, and WPEN are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN, tWC, RDSR). Table 5-4. Block Write Protect Bits The WRSR instruction also allows the user to enable or disable the Write Protect (WP) pin through the use of the Write Protect Enable (WPEN) bit. Hardware Write Protection is enabled when the WP pin is low and the WPEN bit is one. Hardware Write Protection is disabled when either the WP pin is high or the WPEN bit is zero. When the device is hardware write protected, writes to the status register, including the Block Protect bits and the WPEN bit, and the block-protected sections in the memory array are disabled. Writes are only allowed to sections of the memory that are not block-protected. Note: When the WPEN bit is Hardware Write Protected, it cannot be changed back to zero as long as the WP pin is held low. Table 5-5. WPEN Operation Read Sequence (Read): Reading the AT25320B/640B via the Serial Output (SO) pin requires the following sequence. After the CS line is pulled low to select a device, the Read opcode is transmitted via the SI line followed by the byte address to be read (A15–A0, see Table 5-6). Upon completion, any data on the SI line will be ignored. The data (D7–D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the CS line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous read cycle. Level Status Register Bits Array Addresses Protected BP1 BP0 AT25320B AT25640B 0 0 0 None None 1(1/4) 0 1 0C000FFF 18001FFF 2(1/2) 1 0 08000FFF 10001FFF 3(All) 1 1 00000FFF 00001FFF WPEN WP WEN Protected Blocks Unprotected Blocks Status Register
0 X 0 Protected Protected Protected
0 X 1 Protected Writeable Writeable
1 Low 0 Protected Protected Protected
1 Low 1 Protected Writeable Protected
X High 0 Protected Protected Protected X High 1 Protected Writeable Writeable
10Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 Write Sequence (Write): In order to program the AT25320B/640B, two separate instructions must be executed. First, the device must be write enabled via the WREN instruction. Then a Write instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection level. During an internal write cycle, all commands will be ignored except the RDSR instruction. A Write instruction requires the following sequence. After the CS line is pulled low to select the device, the Write opcode is transmitted via the SI line followed by the byte address (A15–A0) and the data (D7–D0) to be programmed (see Table 5-6). Programming will start after the CS pin is brought high. The low-to-high transition of the CS pin must occur during the SCK low-time immediately after clocking in the D0 (LSB) data bit. The Ready/Busy status of the device can be determined by initiating a Read Status Register (RDSR) instruction. If Bit 0 = 1, the write cycle is still in progress. If Bit 0 = 0, the write cycle has ended. Only the RDSR instruction is enabled during the write programming cycle. The AT25320B/640B is capable of a 32-byte page write operation. After each byte of data is received, the five low-order address bits are internally incremented by one; the high-order bits of the address will remain constant. If more than 32-bytes of data are transmitted, the address counter will rollover and the previously written data will be overwritten. The AT25320B/640B is automatically returned to the write disable state at the completion of a write cycle. Note: If the device is not Write-enabled (WREN), the device will ignore the write instruction and will return to the standby state, when CS is brought high. A new CS falling edge is required to reinitiate the serial communication. Table 5-6. Address Key Address AT25320B AT25640B AN A11–A0 A12–A0 Don’t Care Bits A15–A12 A15–A13
14Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 7. Ordering Code Detail Atmel Designator Product Family Device Density Device Revision Shipping Carrier Option Operating Voltage 320 = 32-kilobit 640 = 64-kilobit B or blank = Bulk (tubes) T = Tape and Reel L = 1.8V to 5.5V Packaged Device Grade or Wafer/Die Thickness Package Option H = Green, NiPdAu Lead Finish Industrial Temperature Range (-40°C to +85°C) U = Green, Matte Sn Lead Finish Industrial Temperature Range (-40°C to +85°C) 11 = 11mil Wafer Thickness SS = JEDEC SOIC X = TSSOP MA = UDFN ME = XDFN C = VFBGA WWU = Wafer Unsawn WDT = Die in Tape and Reel AT25320B-SSHL-B
15Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 8. Part Markings DRAWING NO. REV. TITLE Catalog Number Truncation AT25320B Truncation Code ###: 5BB AT25640B Truncation Code ###: 5CB AAAAAAAA###L @ATMLHYWW 8-lead SOIC 8-lead TSSOP AAAAAAA ###L @ ATHYWW ###U@YMXX 2.35 x 3.73 mm Body 8-ball VFBGA 8-lead UDFN ### HL@ YXX 2.0 x 3.0 mm Body Note 2: Package drawings are not to scale Note 1: designates pin 1 Package Mark Contact: DL-CSO-Assy_eng@atmel.com 25320-640BSM B 11/5/12 25320-640BSM, AT25320B and AT25640B Package Marking Information Date Codes Voltages Y = Year M = Month WW = Work Week of Assembly L: 1.8V min 2: 2012 6: 2016 A: January 02: Week 2 3: 2013 7: 2017 B: February 04: Week 4 5: 2015 9: 2019 L: December 52: Week 52 Country of Assembly Lot Number Grade/Lead Finish Material @ = Country of Assembly AAA...A = Atmel Wafer Lot Number U: Industrial/Matte Tin H: Industrial/NiPdAu Trace Code Atmel Truncation XX = Trace Code (Atmel Lot Numbers Correspond to Code) AT: Atmel Example: AA, AB.... YZ, ZZ ATM: Atmel ATML: Atmel AT25320B and AT25640B: Package Marking Information ### YXX 8-lead XDFN 1.8 x 2.2 mm Body
16Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 9. Ordering Codes
9.1 Atmel AT25320B Ordering Information
Notes: 1. Bulk delivery in tubes SOIC and TSSOP = 100/tube 2. Tape and reel delivery SOIC = 4k/reel TSSOP, UDFN, XDFN, and VFBGA = 5k/reel 3. Contact Atmel Sales for Wafer sales Ordering Code Package Voltage Operation Range AT25320B-SSHL-B(1) NiPdAu Lead Finish 8S1 1.8V to 5.5V Lead-free/Halogen-free/ Industrial Temperature (40C to 85C) AT25320B-SSHL-T(2) NiPdAu Lead Finish AT25320B-XHL-B(1) NiPdAu Lead Finish AT25320B-XHL-T(2) NiPdAu Lead Finish AT25320B-MAHL-T(2) NiPdAu Lead Finish 8MA2 AT25320B-MEHL-T(2) NiPdAu Lead Finish 8ME1 AT25320B-CUL-T(2) SnAgCu Ball Finish 8U2-1 AT25320B-WWU11L(3) Wafer Sale Industrial Temperature (40C to 85C) Package Type 8S1 8-lead, 0.150” wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8X 8-lead, 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP) 8MA2 8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Ultra Thin, Dual No Lead (UDFN) 8ME1 8-pad, 1.8mm x 2.2mm body, Ultra Lead Frame Land Grid Array (XDFN) 8U2-1 8-ball, 2.35mm x 3.73mm body, 0.75mm pitch, VFBGA (VFBGA)
17Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012
9.2 Atmel AT25640B Ordering Information
Notes: 1. Bulk delivery in tubes SOIC and TSSOP = 100/tube 2. Tape and reel delivery SOIC = 4k/reel TSSOP, UDFN, XDFN, and VFBGA = 5k/reel 3. Contact Atmel Sales for Wafer sales Ordering Code Package Voltage Operation Range AT25640B-SSHL-B(1) NiPdAu Lead Finish 8S1 1.8V to 5.5V Lead-free/Halogen-free/ Industrial Temperature (40C to 85C) AT25640B-SSHL-T(2) NiPdAu Lead Finish AT25640B-XHL-B(1) NiPdAu Lead Finish AT25640B-XHL-T(2) NiPdAu Lead Finish AT25640B-MAHL-T(2) NiPdAu Lead Finish 8MA2 AT25640B-MEHL-T(2) NiPdAu Lead Finish 8ME1 AT25640B-CUL-T(2) SnAgCu Ball Finish 8U2-1 AT25640B-WWU11L(3) Wafer Sale Industrial Temperature (40C to 85C) Package Type 8S1 8-lead, 0.150” wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8X 8-lead, 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP) 8MA2 8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Ultra Thin, Dual No Lead (UDFN) 8ME1 8-pad, 1.8mm x 2.2mm body, Ultra Lead Frame Land Grid Array (XDFN) 8U2-1 8-ball, 2.35mm x 3.73mm body, 0.75mm pitch, VFBGA (VFBGA)
18Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 10. Packaging Information 10.1 8S1 — 8-lead JEDEC SOIC DRAWING NO. REV. TITLE GPC COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX NOTE A1 0.10 – 0.25 A 1.35 – 1.75 b 0.31 – 0.51 C 0.17 – 0.25 D 4.80 – 5.05 E1 3.81 – 3.99 E 5.79 – 6.20 e 1.27 BSC L 0.40 – 1.27 ØØ 0° – 8° Ø E N TOP VIEW C END VIEW A b L e D SIDE VIEW Package Drawing Contact: packagedrawings@atmel.com 8S1 G 6/22/11 Notes: This drawing is for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. 8S1, 8-lead (0.150” Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC) SWB
19Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 10.2 8X — 8-lead TSSOP DRAWING NO. REV. TITLE GPC COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX NOTE A - - 1.20 A1 0.05 - 0.15 A2 0.80 1.00 1.05 D 2.90 3.00 3.10 2, 5 E 6.40 BSC E1 4.30 4.40 4.50 3, 5 b 0.19 – 0.30 4 e 0.65 BSC L 0.45 0.60 0.75 L1 1.00 REF C 0.09 - 0.20 Side View End ViewTop View A L D N b Pin 1 indicator this corner E e Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc. 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15mm (0.006in) per side. 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25mm (0.010in) per side. 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07mm. 5. Dimension D and E1 to be determined at Datum Plane H. Package Drawing Contact: packagedrawings@atmel.com H 8X E 12/8/11 8X, 8-lead 4.4mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) TNR C
20Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 10.3 8MA2 — 8-pad UDFN TITLE DRAWING NO. GPC REV. Package Drawing Contact: packagedrawings@atmel.com 8MA2YNZ C 8MA2, 8-pad, 2 x 3 x 0.6 mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat No Lead Package (UDFN) COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX NOTE D 1.90 2.00 2.10 E 2.90 3.00 3.10 D2 1.40 1.50 1.60 E2 1.20 1.30 1.40 A 0.50 0.55 0.60 A1 0.0 0.02 0.05 A2 – – 0.55 C 0.152 REF L 0.30 0.35 0.40 e 0.50 BSC b 0.18 0.25 0.30 3 K 0.20 – – 9/6/12 E e (6x) L (8x) b (8x) Pin#1 ID A Pin 1 ID D C K
21Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 10.4 8ME1 — 8-pad XDFN Package Drawing Contact: packagedrawings@atmel.com GPC DRAWING NO. REV. TITLE COMMON DIMENSIONS (Unit of Measure = mm) DTP SYMBOL MIN NOM MAX NOTE 0.00 1.70 2.10 0.15 0.26 A D E b e L 1.80 2.20 0.20
0.40 TYP
1.20 REF
0.30 0.40 0.05 1.90 2.30 0.25 0.35 End View 8ME1 B 9/10/2012 8ME1, 8-pad (1.80mm x 2.20mm body) Extra Thin DFN (XDFN) Top View 6 57 E D 1 2 PIN #1 ID 0.10 0.15 b L b e PIN #1 ID A Side View
22Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 10.5 8U2-1 — 8-ball VFBGA DRAWING NO. REV. TITLE GPC Package Drawing Contact: packagedrawings@atmel.com 8U2-1 F 3/20/12 8U2-1, 8-ball, 2.35 x 3.73 mm Body, 0.75 mm pitch, COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX NOTE A 0.81 0.91 1.00 A1 0.15 0.20 0.25 A2 0.40 0.45 0.50 b 0.25 0.30 0.35 D 2.35 BSC E 3.73 BSC e 0.75 BSC e1 0.74 REF d 0.75 BSC d1 0.80 REF 2. Dimension 'b' is measured at the maximum solder ball diameter. 1. This drawing is for general information. Notes: A d 0.08 C C f 0.10 C Øb j n0.15 m CAB j n0.08 m C A (4X)d 0.10 B A1 BALL PAD CORNER D E SIDE VIEWTOP VIEW e (e1) d D C B A A1 BALL PAD CORNER (d1)
8 SOLDER BALLS
23Atmel AT25320B/640B [DATASHEET] 8535G–SEEPROM–11/2012 11. Revision History Doc. Rev. Date Comments 8535G 11/2012 Update part markings to single page part marking. Update package drawings. Replace 8A2 package with 8X package. Update template and Atmel logos. 8535F 06/2010 Update 8A2 and 8S1 package drawings. Remove Preliminary. 8535E 04/2010 Update Ordering Code Detail, Ordering Information, template. 8535D 08/2009 Change Catalog Numbering. Add new Part Marking Information. 8535C 05/2009 Add Part Marking information; changed to Preliminary status. 8535B 07/2008 Modify ‘Endurance’ parameter on page 6. 8535A 04/2008 Initial document release.
1600 Technology Drive
San Jose, CA 95110 USA www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5
418 Kwun Tong Roa
Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Fax: (+49) 89-3194621 Atmel Japan G.K. 16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku Tokyo 141-0032 JAPAN © 2012 Atmel Corporation. All rights reserved. / Rev.: Atmel–8535G–SEEPROM–AT25320B/640B–DATASHEET–11/2012 Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.