AS2590

AS2590 AMSCO

Document overview

• Manufacturer or author: Provided By digicamel.com
• PDF pages: 12

Technical content

Rev. 1 Dec. 1993 LC DISPLAY DRIVER WITH 18 DIGITS,

6 SYMBOLS AND CLOCK/TIMER

Austria Mikro Systeme International VDD KEYBOARD Vss DIALLER CONTROLLER AS2574A/B SDA SCL VDD V23 V13 VLCD BIAS MS Vss AS2590 32.768kHz SPEECH CIRCUIT Key Features ❑ Very low operating current, typ. 30 µA @ 3V ❑ Low power oscillator using 32.768 kHz Xtal ❑ 2-wire interface compatible to AS2574B ❑ 18 digits by 7 segments ❑ 6 symbols ❑ 24 hour clock showing hours and minutes ❑ Timer automatically showing elapsed time in minutes and seconds after each telephone conversation ❑ 33 LCD segment outputs and 4 LCD backplane outputs ❑ 4 times multiplex mode with a cycle time of 128 Hz ❑ Mode select pin for selecting clock function General Description The AS2590 is an integrated CMOS device for driving a liquid crystal display intended for use in telephones. The 2-wire serial interface is compatible to the dialler AS2574B. The extreme low operating current allows the circuit to be operational also during on-hook which is necessary in order to the use of the clock function. In on-hook condition the circuit can be supplied by a small leakage current from the telephone line or from a small 3V battery. Whether the oscillator shall continue operating or be stopped during on-hook is determined by the mode pin, MS.Package Available in 48 pin DIP and 52 pin PLCC.

Rev. 1 Dec. 1993 Pin Description DIL PLCC Symbol Function 1 1 BP1 Blackplanes 2 2 BP0 3 3 S0 Segment outputs

44 S 1

55 S 2

66 S 3

78 S 4

89 S 5

DD pin for external voltage divider 14 15 S10 Segment outputs 15 16 S11 16 17 S12 17 18 S13 18 19 S14 19 21 S15 20 22 S16 21 23 S17 22 24 S18 23 25 S19 24 26 V SS Negative supply pin 25 27 BP3 Back plane outputs 26 28 BP2 27 29 V2/3 2/3 of V DD pin for external voltage divider 28 30 S32 Segment outputs 29 31 S31 30 32 S30 31 34 S29 32 35 S28 33 36 S27 34 37 S26 35 38 S25 36 39 S24 37 40 S23 38 41 S22 39 42 S21 40 43 S20 41 44 V LCD Negative supply pin for LC display

Rev. 1 Dec. 1993 Table 2 Command Summary NO MNEMONIC FUNCTION

1 SET LS Turns on special symbol SB0 (loudspeaker on, blinking)

2 CLEAR LS Turns off special symbol SB0

3 SET MUTE Turns on special symbol SB1 (microphone muted, blinking)

4 CLEAR MUTE Turns off special symbol SB1

5 SET 2ND Turns on special symbol SB2 (2nd function on keyboard)

6 CLEAR 2ND Turns off special symbol SB2

7 SET CLOCK Initiates clock setting; SB5 is turned on

8 START Blanks all digits, SB3 and SB4; accepts data, timer not started

9 START COPY Blanks all digits and SB4; turns on SB3, accepts data, timer not started (if not

already running)

10 START FIFO Blanks all digits and SB3; turns on SB4, accepts data, timer started (if not

already running)

11 START TIMER Blanks all digits, turns off SB3 and SB4, accepts data, timer started (if not

already running)

12 BLANK ALL Blanks all digits and all special symbols (except D13, D14, D16, D17 and SB5

when clock is running)

13 TEST MODE Turns circuit into test mode

S19 D10/A D10/F D10/B D10/C S20 D11/A D11/F D11/E D10/D S21 D11/B D11/G D11/C D11/D S22 D12/F D12/G D12/E D12/D S23 D12/A D12/B D12/C D13/D S24 D13/F D13/G D13/E D13/C S25 D13/A D13/B D14/G D14/E S26 D14/A D14/F D14/B D14/C S27 D15/A D15/F D15/E D14/D S28 D15/B D15/G SB5 D15/D S29 D16/F D16/G D16/E D16/D S30 D16/A D16/B D16/C D17/D S31 D17/F D17/G D17/E D17/C S32 D17/A D17/B D15/C SB3 Dn/m = segment m of digit n SBn = special symbol n

Rev. 1 Dec. 1993 BP0 BP1 BP2 BP3 VDD V2/3 V1/3 Vss VDD V2/3 V1/3 Vss VDD V2/3 V1/3 Vss VDD V2/3 V1/3 Vss VDD V2/3 V1/3 Vss VDD V2/3 V1/3 Vss Active Backplane BP0 BP1 BP2 BP3 on off off off off on on on to high transition of the data line while the clock line is high followed by a negative clock pulse indicates a stop condition (see figure 4). SDA SCL START LSB B0 B1 B2 B3 MSB STOP WORD GAP START Figure 4 Interface Timing Serial Interface The serial interface is a one way, two line link between the dialler (AS2574) and the display driver. The two lines are the serial data line (SDA) and the serial clock line (SCL). The display driver can only receive data. Word Transfer: Data are transferred as 5 bit words with start and stop bit. the least significant bit is sent first after the start bit. As long as there is no data transfer, both data and clock lines have to remain high. Also between two words both lines have to stay high for a specified time. Figure 4 shows the timing of the serial interface. Start and Stop Conditions: A start condition is detected when the data line goes from high to low while the clock line is held high. A low Figure 3 LCD driver outputs Table 4 Codes for Serial Interface NO SYMBOL MSB B3 B2 B1 LSB HEX

1 SB0-on 00101 0 5

2 SB0-off 00011 0 3

3 SB1-on 10001 1 1

4 SB1-off 01001 0 9

5 SB2-on 00111 0 7

6 SB2-off 11111 1 F

8 START 01101 0 D

9 COPY 01111 0 F

10 FIFO 10011 1 3

11 TIMER 10101 1 5

12 BLANK 11101 1 D

13 TEST 10111 1 7

2 8 * 11000 1 8 2 9 # 11010 1 A 3 0 – 11011 1 B 3 1 P / T 11001 1 9 3 2 r 00001 0 1

Rev. 1 Dec. 1993

Electrical Characteristics

Recommended Operating Conditions DC Characteristics (Default conditions: recommended operating conditions; outputs unloaded; VDD = 3.0V) Symbol Parameter Conditions Min Typ Max Units Test circuit fig. 5 IDD0 Standby Current no clock running 1.5 µA IDD Operating Current T AMB = 5 to 55 °C3 0 5 0 µA Note 1, note 2 VIL Input Voltage, Low V SS 0.2 VDD V VIH Line Voltage, High 0.8 V DD VDD V VLCD Output Voltage, Sink I LCD = 4.8 mA 0.4 V R BIAS Oscillator Bias Resistor 2.2 M Ω Note 1: Segment and backplane outputs loaded with maximum 30 pF, power consumption of external voltage divider not included, RBIAS = 2.2 MΩ ± 10%. Note 2: Xtal parameters: Rimax = 60 kΩ (Rityp = 30 kΩ ) Qmin = 35 000 Co = 1.5 pF (capacitance across Xtal terminals) fxtal = 32.768 kHz

Rev. 1 Dec. 1993 SDA/SCL Serial Interface Fig. 5 fCL Clock Frequency 10 kHz fCLH Clock High Time 50 µs fCLL Clock Low Time 50 µs fCD Clock Low to Data Change 20 t CLL ns fSOH Stop Bit High Time 50 µs fSOL Stop Bit Low Time 50 µs fHD Data Hold Time 200 ns fSUSO Clock Setup for Stop 200 ns fHSA Clock Hold for Start 200 ns fGAP Data High between 2 Words 100 µs BP0…3 Back Plane Outputs Figure 6, note 1 tBRON Rise Time, on 20 µs tBFON Fall Time, on 20 µs tBROF Rise Time, off 20 µs tBFOF Fall Time, off 20 µs tBC Cycle Frequency 128 Hz S0…32 Segment Outputs Figure 7, note 2 t SRON Rise Time, on 20 µs tSFON Fall Time, on 20 µs tSROF Rise Time, off 20 µs tSFOF Fall Time, off 20 µs tSC Cycle Frequency 128 Hz tTIMER Timer Display Time Note 3 5 6 sec tXUP Oscillator Startup Time RBIAS = 2.2 MΩ 300 ms AC Characteristics (VDD = 3.0V; TAMB = -25 to 70 °C, unless otherwise specified) Symbol Parameter Conditions Min Typ Max Units Note 1: Loads on backplanes = 3 000 pF//10 MΩ Note 2: Loads on segments = 360 pF//1 MΩ Note 3: After BLANK ALL command and timer has been started with a valid start command, timer content is displayed.

Rev. 1 Dec. 1993 SDA SCL tHD tCLH tCLL tCDtHSA START BIT 0 BIT 1 … SDA SCL BIT 4 STOP WORD GAP… tCLL tSUSO tSOH tSOL tGAP Figure 5 Serial Interface timing waveforms Timing Diagrammes

Rev. 1 Dec. 1993 Output Waveforms VDD

0.9 VDD

0.1 VDD

Figure 6 Backplane timing waveforms Figure 7 Segment timing waveforms

Rev. 1 Dec. 1993 Pin Configurations

48 Pin DIP

V BIAS SCL SDA VLCD S20 S21 S22 S23 S24 BP1 BP0 V1/3 S10 S25 S11 S12 S13 S14 S15 S16 S17 S18 S19 Vss S26 S27 S28 S29 S30 S31 S32 V2/3 BP2 BP3 24 25 52 pin PLCC Ordering Information: 48 pin DIP: AS2590 P 52 pin PLCC: AS2590 N Applications: For application support contact your local AMS sales offices. AS2590NC BP0 BP1 V DD MS XTAL2 XTAL1 V BIAS SCL NC SDA V LCD S20 S21 S22 S23 S24 S25 S26 S27 S28 S29 V1/3 S10 S11 S12 S13 S14 NC S15 S16 S17 S18 S19 V SS BP3 BP2 V2/3 S32 S31 S30 NC

Rev. 1 Dec. 1993 Sales Representative Devices sold by Austria Mikro Systeme are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Austria Mikro Systeme makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Austria Mikro Systeme reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Austria Mikro Systeme for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Austria Mikro Systeme for each application. Copyright  1993, Austria Mikro Systeme International AG, Schloss Premstätten, 8141 Unterpremstätten, Austria. Trademarks Registered  . All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished here by Austria Mikro Systeme is believed to be correct and accurate. However, Austria Mikro Systeme shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Austria Mikro Systeme rendering of technical or other services.