74HC4020 PHILIPS
Document overview
- PDF pages: 7
Technical content
Page 1
Page 2
FEATURES
- Output capability: standard
- ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT4020 are high-speed Si-gate CMOS devices and are pin compatible with the “4020” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
The 74HC/HCT4020 are 14-stage binary ripple counters with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered parallel outputs (Q0, Q3 to Q13). The counter is advanced on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop.
| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | UNIT | |
|---|---|---|---|---|---|
| HC | HCT | ||||
| t t PHL/ PLH | propagation delay CP to Q 0 Q to Q n n+1 MR to Q n | C = 15 pF; V = 5 V L CC | 11 6 17 | 15 6 19 | ns ns ns |
| f max | maximum clock frequency | 101 | 52 | MHz | |
| C I | input capacitance | 3.5 | 3.5 | pF | |
| C PD | power dissipation capacitance per package | notes 1 and 2 | 19 | 20 | pF |
Notes 1. CPD is used to determine the dynamic power dissipation (PD in µW): PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where: fi = input frequency in MHz fo = output frequency in MHz ∑ (CL × VCC2 × fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC − 1.5 V
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
Page 3
PIN DESCRIPTION
| PIN NO. | SYMBOL | NAME AND FUNCTION |
|---|---|---|
| 9, 7, 5, 4, 6, 13, 12, 14, 15, 1, 2, 3 8 10 11 16 | Q 0, Q to Q 3 13 GND CP MR V CC | parallel outputs ground (0 V) clock input (HIGH-to-LOW, edge-triggered) master reset input (active HIGH) positive supply voltage |
fpage
RCTR14 9 0 7 3 5
CT=0
4 6 13 CT 12 14 15 1 2 3 13 MGA829
Fig.2 Logic symbol.
Fig.1 Pin configuration.
Fig.3 IEC logic symbol.
Page 4
FUNCTION TABLE
| Column 1 | Column 2 | Column 3 |
|---|---|---|
| INPUTS | OUTPUTS | |
| CP | MR | Q 0, Q to Q 3 13 |
| ↑ ↓ X | L L H | no change count L |
Notes 1. H = HIGH voltage level
Fig.4 Functional diagram.
L = LOW voltage level X = don’t care ↑ = LOW-to-HIGH clock transition
↓ = HIGH-to-LOW clock transition
Fig.5 Logic diagram.
Fig.6 Timing diagram.
Page 5
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”. Output capability: standard ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
| SYMBOL | PARAMETER | T (°C) amb | UNIT | TEST CONDITIONS | |||||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| 74HC | V CC (V) | WAVEFORMS | |||||||||
| +25 | −40 to +85 | −40 to +125 | |||||||||
| min. | typ. | max. | min. | max. | min. | max. | |||||
| t / t PHL PLH | propagation delay CP to Q 0 | 39 14 11 | 140 28 24 | 175 35 30 | 210 42 36 | ns | 2.0 4.5 6.0 | Fig.7 | |||
| t / t PHL PLH | propagation delay Q to Q n n+1 | 22 8 6 | 75 15 13 | 95 19 16 | 110 22 19 | ns | 2.0 4.5 6.0 | Fig.7 | |||
| t PHL | propagation delay MR to Q n | 55 20 16 | 170 34 29 | 215 43 37 | 225 51 43 | ns | 2.0 4.5 6.0 | Fig.8 | |||
| t / t THL TLH | output transition time | 19 7 6 | 75 15 13 | 95 19 16 | 110 22 19 | ns | 2.0 4.5 6.0 | Fig.7 | |||
| t W | clock pulse width HIGH or LOW | 80 16 14 | 11 4 3 | 100 20 17 | 120 24 20 | ns | 2.0 4.5 6.0 | Fig.7 | |||
| t W | master reset pulse width HIGH | 80 16 14 | 17 6 5 | 100 20 17 | 120 24 20 | ns | 2.0 4.5 6.0 | Fig.8 | |||
| t rem | removal time MR to CP | 50 10 9 | 6 2 2 | 65 13 11 | 75 15 13 | ns | 2.0 4.5 6.0 | Fig.8 | |||
| f max | maximum clock pulse frequency | 6.0 30 35 | 30 92 109 | 4.8 24 28 | 4.0 20 24 | MHz | 2.0 4.5 6.0 | Fig.7 |
Page 6
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”. Output capability: standard ICC category: MSI
Note to HCT types The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given in the family specifications. To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
| INPUT | UNIT LOAD COEFFICIENT |
|---|---|
| CP MR | 0.85 1.10 |
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
| SYMBOL | PARAMETER | T (°C) amb | UNIT | TEST CONDITIONS | |||||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| 74HCT | V CC (V) | WAVEFORMS | |||||||||
| +25 | −40 to +85 | −40 to +125 | |||||||||
| min. | typ. | max. | min. | max. | min. | max. | |||||
| t / t PHL PLH | propagation delay CP to Q 0 | 18 | 36 | 45 | 54 | ns | 4.5 | Fig.7 | |||
| t / t PHL PLH | propagation delay Q to Q n n+1 | 8 | 15 | 19 | 22 | ns | 4.5 | Fig.7 | |||
| t PHL | propagation delay MR to Q n | 22 | 45 | 56 | 68 | ns | 4.5 | Fig.8 | |||
| t / t THL TLH | output transition time | 7 | 15 | 19 | 22 | ns | 4.5 | Fig.7 | |||
| t W | clock pulse width HIGH or LOW | 20 | 7 | 25 | 30 | ns | 4.5 | Fig.7 | |||
| t W | master reset pulse width HIGH | 20 | 8 | 25 | 30 | ns | 4.5 | Fig.8 | |||
| t rem | removal time MR to CP | 10 | 2 | 13 | 15 | ns | 4.5 | Fig.8 | |||
| f max | maximum clock pulse frequency | 25 | 47 | 20 | 17 | MHz | 4.5 | Fig.7 |
Page 7
