2N5564 NJSEMI
Document overview
- Manufacturer or author: Provided By digicamel.com
- PDF pages: 2
Technical content
New Gersey Semi-Conductor Products, Ine. 20 STERN AVE. TELEPHONE: (973) 376-2922 SPRINGFIELD, NEW JERSEY 07081 (212) 227-6005 Matched N-Channel JFET Pairs Product Summary Vesom (V) | Virycss Min (V) | gts Min (mS) | Ig Typ (pA) | [Vesi — Ves2i Max (mV) a meee [u0se-3[ 0 | 7s | 3 |» + Features Benefits Applications © Two-Chip Design © Tight Differential Match vs. Current © Wideband Differential Amps © High Slew Rate © Improved Op Amp Speed, Settling Time © High-Speed, Temp-Compensated, © Low Offset/Drift Voltage Accuracy Single-Ended Input Amps © Low Gate Leakage: 3 pA © Minimum Input Error/Irimming Requirement @ High-Speed Comparators © Low Noise: 12nVVFz@ 10Hz © Insignificant Signal Loss/Error Voltage © Impedance Converters ® Good CMRR: 76 dB © High System Sensitivity ® Matched Switches © Minimum Parasitics © Minimum Error with Large Input Signals © Maximum High Frequency Performance TO-71
Description
The 2N5564/5565/5566 are matched pairs of JFETs 0) 5) mounted in a TO-71 package. This two-chip design ~ reduces parasitics for good performance at high frequency 1 ID > » while ensuring extremely tight matching. This series \\2. Sy features high breakdown voltage (Viprypss typically > nan
55 V), high gain (typically > 9 mS), and <5-mV offset © wy
between the two die. a Se Top View Absolute Maximum Ratings Quality Semi-Conductors
Specifications? 2N5S64 2N5565 2N5566 Gate-Source Gate-Source SIN el EN Gate Reverse Curent toss | ee ow voscow [ST [ry fey Gate Operating Current ae TmenrcT aT TT ty yt Drain-Source A Gate-Source _ v = ea ‘Common-Source [Reanccane | 8 | Vps = 15 V, Ip = 2mA [> [os [es [2s [os [os [ms [os | f= 1kHz Common-Source ‘Common-Source Vps = 15 V; Ip = 2mA Forward Transconductance | «| f= 100 MHz 85] 7 7 7 ms Common-Source ‘ ss 12 12 2 ‘Common-Source Reverse f{=1MHz 25 3 3 ‘Transfer Capacitance Crs : Equivalent Input > Vos = 15 Vip =2mA nw Noise Voltage en f=10Hz 2 50 50 50) viz A Differential Gate-Source Voltage Yoo = 1WIp = 2mA LT [ey [ed [ele] Gate Source Voltage 7 7 Differential Change AlVosiVasel_ | Woo = 15¥. Ip 52 mA 50 Juvec with Temperature oT a Saturation Drain Tpsst _ - Current Ratio Toss2 Vos = 15%, Vas = 0V , 1 | 095 ee ce eee lem[o [> for [ for [| ‘Common Mode Vpo = 1010 20V ome | ase” Let TT TT fT [| Notes a. Ta = 25°C unless otherwise noted. b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. c. Pulse test: PW <300 ps duty cycle = 3%. TO-71 A L [nw ae Py —tk [a | 432] 533 [0170] 0210 |] — SO lm _ RK | [36 [oar [axe co1e | oo] 9D 0b, E=—= {ets : A Ll — S20 EG Pease rose] T PAS [ca [ares | —oos0 nse] Ob ke aa a io a